


CIS 501

Computer Architecture

Unit 8: Static and Dynamic Scheduling

Slides originally developed by Drew Hilton, Amir Roth
and Milo Martin at University of Pennsylvania

This Unit: Static & Dynamic Scheduling



- Pipelining and superscalar review
- Code scheduling
 - To reduce pipeline stalls
 - To increase ILP (insn level parallelism)
- Two approaches
 - Static scheduling by the compiler
 - Dynamic scheduling by the hardware

Readings

- Textbook (MA:FSPTCM)
 - Sections 3.3.1 – 3.3.4 (but not “Sidebar:”)
 - Sections 5.0-5.2, 5.3.3, 5.4, 5.5
- Paper
 - “Memory Dependence Prediction using Store Sets”
by Chrysos & Emer

Pipelining Review

- Increases clock frequency by staging instruction execution
- “Scalar” pipelines have a best-case CPI of 1
- Challenges:
 - Data and control dependencies further worsen CPI
 - Data: With full bypassing, load-to-use stalls
 - Control: use branch prediction to mitigate penalty
- Big win, done by all processors today
- How many stages (depth)?
 - Five stages is pretty good minimum
 - Intel Pentium II/III: 12 stages
 - Intel Pentium 4: 22+ stages
 - Intel Core 2: 14 stages

Pipeline Diagram

	1	2	3	4	5	6	7	8	9
add \$3 <-\$2,\$1	F	D	X	M	W				
lw \$4 <-4(\$3)		F	D	X	M	W			
addi \$6 <-\$4,1			F	D	d*	X	M	W	
sub \$8 <-\$3,\$1				F	p*	D	X	M	W

- Use compiler scheduling to reduce load-use stall frequency

	1	2	3	4	5	6	7	8	9
add \$3 <-\$2,\$1	F	D	X	M	W				
lw \$4 <-4(\$3)		F	D	X	M	W			
sub \$8 <-\$3,\$1			F	D	X	M	W		
addi \$6 <-\$4,1				F	D	X	M	W	

- “d*” is data dependency, “s*” is structural hazard,
“p*” is propagation hazard (only n instructions per stage)

CIS 501 (Martin): Scheduling

5

Superscalar Pipeline Review

- Execute two or more instruction per cycle
- Challenges:
 - wide fetch (branch prediction harder, misprediction more costly)
 - wide decode (stall logic)
 - wide execute (more ALUs)
 - wide bypassing (more possibly bypassing paths)
 - Finding enough independent instructions (and fill delay slots)
- How many instructions per cycle max (width)?
 - Really simple, low-power cores are still single-issue (most ARMs)
 - Even low-power cores a dual-issue (ARM A8, Intel Atom)
 - Most desktop/laptop chips three-issue or four-issue (Core i7)
 - A few 5 or 6-issue chips have been built (IBM Power4, Itanium II)

CIS 501 (Martin): Scheduling

6

Superscalar Pipeline Diagrams - Ideal

scalar

	1	2	3	4	5	6	7	8	9	10	11	12
lw 0(r1) → r2	F	D	X	M	W							
lw 4(r1) → r3		F	D	X	M	W						
lw 8(r1) → r4			F	D	X	M	W					
add r14,r15 → r6				F	D	X	M	W				
add r12,r13 → r7					F	D	X	M	W			
add r17,r16 → r8						F	D	X	M	W		
lw 0(r18) → r9							F	D	X	M	W	

2-way superscalar

	1	2	3	4	5	6	7	8	9	10	11	12
lw 0(r1) → r2	F	D	X	M	W							
lw 4(r1) → r3	F	D	X	M	W							
lw 8(r1) → r4		F	D	X	M	W						
add r14,r15 → r6		F	D	X	M	W						
add r12,r13 → r7			F	D	X	M	W					
add r17,r16 → r8				F	D	X	M	W				
lw 0(r18) → r9					F	D	X	M	W			

CIS 501 (Martin): Scheduling

7

Superscalar Pipeline Diagrams - Realistic

scalar

	1	2	3	4	5	6	7	8	9	10	11	12
lw 0(r1) → r2	F	D	X	M	W							
lw 4(r1) → r3		F	D	X	M	W						
lw 8(r1) → r4			F	D	X	M	W					
add r4,r5 → r6				F	D	d*	X	M	W			
add r2,r3 → r7					F	p*	D	X	M	W		
add r7,r6 → r8						F	D	X	M	W		
lw 0(r8) → r9							F	D	X	M	W	

2-way superscalar

	1	2	3	4	5	6	7	8	9	10	11	12
lw 0(r1) → r2	F	D	X	M	W							
lw 4(r1) → r3	F	D	X	M	W							
lw 8(r1) → r4		F	D	X	M	W						
add r4,r5 → r6		F	d*	d*	D	X	M	W				
add r2,r3 → r7			F	p*	D	X	M	W				
add r7,r6 → r8				F	D	X	M	W				
lw 0(r8) → r9					F	d*	D	X	M	W		

CIS 501 (Martin): Scheduling

8

Code Scheduling

- Scheduling: act of finding independent instructions
 - "Static" done at compile time by the compiler (software)
 - "Dynamic" done at runtime by the processor (hardware)
- Why schedule code?
 - Scalar pipelines: fill in load-to-use delay slots to improve CPI
 - Superscalar: place independent instructions together
 - As above, load-to-use delay slots
 - Allow multiple-issue decode logic to let them execute at the same time

CIS 501 (Martin): Scheduling

9

Compiler Scheduling

- Compiler can schedule (move) instructions to reduce stalls
 - Basic pipeline scheduling:** eliminate back-to-back load-use pairs
 - Example code sequence: `a = b + c; d = f - e;`
 - `sp` stack pointer, `sp+0` is "a", `sp+4` is "b", etc...

Before

```
ld r2,4(sp)
ld r3,8(sp)
add r3,r2,r1 //stall
st r1,0(sp)
ld r5,16(sp)
ld r6,20(sp)
sub r5,r6,r4 //stall
st r4,12(sp)
```

After

```
ld r2,4(sp)
ld r3,8(sp)
ld r5,16(sp)
add r3,r2,r1 //no stall
ld r6,20(sp)
st r1,0(sp)
sub r5,r6,r4 //no stall
st r4,12(sp)
```

CIS 501 (Martin): Scheduling

10

Compiler Scheduling Requires

- Large scheduling scope**
 - Independent instruction to put between load-use pairs
 - + Original example: large scope, two independent computations
 - This example: small scope, one computation

Before

```
ld r2,4(sp)
ld r3,8(sp)
add r3,r2,r1 //stall
st r1,0(sp)
```

After

```
ld r2,4(sp)
ld r3,8(sp)
add r3,r2,r1 //stall
st r1,0(sp)
```

- One way to create larger scheduling scopes?
 - Loop unrolling

CIS 501 (Martin): Scheduling

11

Compiler Scheduling Requires

- Enough registers**

- To hold additional "live" values
- Example code contains 7 different values (including `sp`)
- Before: max 3 values live at any time → 3 registers enough
- After: max 4 values live → 3 registers not enough

Original

```
ld r2,4(sp)
ld r1,8(sp)
add r1,r2,r1 //stall
st r1,0(sp)
ld r2,16(sp)
ld r1,20(sp)
sub r2,r1,r1 //stall
st r1,12(sp)
```

Wrong!

```
ld r2,4(sp)
ld r1,8(sp)
ld r2,16(sp)
add r1,r2,r1 // wrong r2
ld r1,20(sp)
st r1,0(sp) // wrong r1
sub r2,r1,r1
st r1,12(sp)
```

CIS 501 (Martin): Scheduling

12

Compiler Scheduling Requires

- **Alias analysis**

- Ability to tell whether load/store reference same memory locations
 - Effectively, whether load/store can be rearranged
- Example code: easy, all loads/stores use same base register (**sp**)
- New example: can compiler tell that **r8 != sp**?
- Must be **conservative**

Before

```
ld r2,4(sp)
ld r3,8(sp)
add r3,r2,r1 //stall
st r1,0(sp)
ld r5,0(r8)
ld r6,4(r8)
sub r5,r6,r4 //stall
st r4,8(r8)
```

Wrong(?)

```
ld r2,4(sp)
ld r3,8(sp)
ld r5,0(r8) //does r8==sp?
add r3,r2,r1
ld r6,4(r8) //does r8+4==sp?
st r1,0(sp)
sub r5,r6,r4
st r4,8(r8)
```

CIS 501 (Martin): Scheduling

13

Code Example: SAXPY

- **SAXPY** (Single-precision A X Plus Y)

- Linear algebra routine (used in solving systems of equations)
- Part of early “Livermore Loops” benchmark suite
- Uses floating point values in “F” registers
- Uses floating point version of instructions (ldf, addf, mulf, stf, etc.)

```
for (i=0;i<N;i++)
    Z[i]=(A*X[i])+Y[i];

0: ldf X(r1)→f1      // loop
1: mulf f0,f1→f2      // A in f0
2: ldf Y(r1)→f3      // X,Y,Z are constant addresses
3: addf f2,f3→f4
4: stf f4→Z(r1)
5: addi r1,4→r1      // i in r1
6: blt r1,r2,0         // N*4 in r2
```

CIS 501 (Martin): Scheduling

14

New Metric: Utilization

- **Utilization:** actual performance / peak performance
 - Important metric for performance/cost
 - No point to paying for hardware you will rarely use
 - Adding hardware usually improves performance & reduces utilization
 - Additional hardware can only be exploited some of the time
 - Diminishing marginal returns
 - Compiler can help make better use of existing hardware
 - Important for superscalar

CIS 501 (Martin): Scheduling

15

SAXPY Performance and Utilization

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
ldf X(r1)→f1	F	D	X	M	W															
mulf f0,f1→f2		F	D	d*	E*	E*	E*	E*	E*											
ldf Y(r1)→f3			F	p*	D	X	M	W												
addf f2,f3→f4				F	D	d*	d*	d*	E+	E+	W									
stf f4→Z(r1)					F	p*	p*	p*	D	X	M	W								
addi r1,4→r1						F	D	X	M	W										
blt r1,r2,0							F	D	X	M	W									
ldf X(r1)→f1								F	D	X	M	W								

CIS 501 (Martin): Scheduling

16

- **Scalar pipeline**

- Full bypassing, 5-cycle E*, 2-cycle E+, branches predicted taken
- Single iteration (7 insns) latency: 16–5 = 11 cycles
- **Performance:** 7 insns / 11 cycles = 0.64 IPC
- **Utilization:** 0.64 actual IPC / 1 peak IPC = 64%

SAXPY Performance and Utilization

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
ldf X(r1) → f1	F	D	X	M	W															
mulf f0,f1 → f2	F	D	d*	d*	E*															
ldf Y(r1) → f3		F	D	p*	X	M	W													
addf f2,f3 → f4		F	p*	p*	D	d*	d*	d*	d*	E+	E+	W								
stf f4 → Z(r1)			F	p*	D	p*	p*	p*	p*	D	X	M	W							
addi r1,4 → r1				F	p*	p*	p*	p*	p*	D	X	M	W							
blt r1,r2,0					F	p*	p*	p*	p*	D	d*	X	M	W						
ldf X(r1) → f1						F	D	X	M	W										

- 2-way superscalar pipeline

- Any two insns per cycle + split integer and floating point pipelines
- + **Performance:** 7 insns / 10 cycles = 0.70 IPC
- **Utilization:** 0.70 actual IPC / 2 peak IPC = 35%
- More hazards → more stalls
- Each stall is more expensive

Loop Unrolling SAXPY

- Goal: separate dependent insns from one another
- SAXPY problem: not enough flexibility within one iteration
 - Longest chain of insns is 9 cycles
 - Load (1)
 - Forward to multiply (5)
 - Forward to add (2)
 - Forward to store (1)
 - Can't hide a 9-cycle chain using only 7 insns
 - But how about two 9-cycle chains using 14 insns?
- Loop unrolling:** schedule two or more iterations together
 - Fuse iterations
 - Schedule to reduce stalls
 - Schedule introduces ordering problems, rename registers to fix

Static (Compiler) Instruction Scheduling

- Idea: place independent insns between slow ops and uses
 - Otherwise, pipeline stalls while waiting for RAW hazards to resolve
 - Have already seen pipeline scheduling
- To schedule well you need ... **independent insns**
- Scheduling scope:** code region we are scheduling
 - The bigger the better (more independent insns to choose from)
 - Once scope is defined, schedule is pretty obvious
 - Trick is creating a large scope (must schedule across branches)
- Scope enlarging techniques
 - Loop unrolling
 - Others: "superblocks", "hyperblocks", "trace scheduling", etc.

Unrolling SAXPY I: Fuse Iterations

- Combine two (in general K) iterations of loop
 - Fuse loop control: induction variable (*i*) increment + branch
 - Adjust (implicit) induction uses: constants → constants + 4

```

ldf X(r1),f1           ldf X(r1),f1
mulf f0,f1,f2           mulf f0,f1,f2
ldf Y(r1),f3           ldf Y(r1),f3
addf f2,f3,f4           addf f2,f3,f4
stf f4,Z(r1)           stf f4,Z(r1)
addi r1,4,r1
blt r1,r2,0             →
ldf X(r1),f1           ldf X+4(r1),f1
mulf f0,f1,f2           mulf f0,f1,f2
ldf Y(r1),f3           ldf Y+4(r1),f3
addf f2,f3,f4           addf f2,f3,f4
stf f4,Z(r1)           stf f4,Z+4(r1)
addi r1,4,r1
blt r1,r2,0

```

Unrolling SAXPY II: Pipeline Schedule

- Pipeline schedule to reduce stalls
 - Have already seen this: pipeline scheduling

```

ldf X(r1),f1
mulf f0,f1,f2
ldf Y(r1),f3
addf f2,f3,f4
stf f4,Z(r1)
ldf X+4(r1),f1
mulf f0,f1,f2
ldf Y(r1),f3
addf f2,f3,f4
stf f4,Z(r1)
ldf Y+4(r1),f3
addf f2,f3,f4
addf f2,f3,f4
stf f4,Z(r1)
stf f4,Z+4(r1)
addi r1,8,r1
blt r1,r2,0
    
```



```

ldf X(r1),f1
ldf X+4(r1),f1
mulf f0,f1,f2
mulf f0,f1,f2
ldf Y(r1),f3
ldf Y+4(r1),f3
addf f2,f3,f4
addf f2,f3,f4
addf f2,f3,f4
stf f4,Z(r1)
stf f4,Z+4(r1)
addi r1,8,r1
blt r1,r2,0
    
```

CIS 501 (Martin): Scheduling

21

Unrolling SAXPY III: "Rename" Registers

- Pipeline scheduling causes reordering violations
 - Adjust register names to correct

```

ldf X(r1),f1
ldf X+4(r1),f1
mulf f0,f1,f2
mulf f0,f5,f6
ldf Y(r1),f3
ldf Y+4(r1),f3
addf f2,f3,f4
addf f2,f3,f4
stf f4,Z(r1)
stf f4,Z+4(r1)
addi r1,8,r1
blt r1,r2,0
    
```



```

ldf X(r1),f1
ldf X+4(r1),f5
mulf f0,f1,f2
mulf f0,f5,f6
ldf Y(r1),f3
ldf Y+4(r1),f7
addf f2,f3,f4
addf f6,f7,f8
stf f4,Z(r1)
stf f8,Z+4(r1)
addi r1,8,r1
blt r1,r2,0
    
```

CIS 501 (Martin): Scheduling

22

Unrolled SAXPY Performance/Utilization

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
ldf X(r1) \rightarrow f1	F	D	X	M	W															
ldf X+4(r1) \rightarrow f5		F	D	X	M	W														
mulf f0,f1 \rightarrow f2		F	D	E*	E*	E*	E*	W												
mulf f0,f5 \rightarrow f6			F	D	E*	E*	E*	E*	W											
ldf Y(r1) \rightarrow f3				F	D	X	M	W												
ldf Y+4(r1) \rightarrow f7					F	D	X	M	S*	S*	W									
addf f2,f3 \rightarrow f4						F	D	d*	E+	E+	S*	W								
addf f6,f7 \rightarrow f8							F	p*	D	E+	p*	E+	W							
stf f4 \rightarrow Z(r1)								F	D	X	M	W								
stf f8 \rightarrow Z+4(r1)									F	D	X	M	W							
addi r1 \rightarrow 8,r1										F	D	X	M	W						
blt r1,r2,0											F	D	X	M	W					
ldf X(r1) \rightarrow f1											F	D	X	M	W					

- Performance: 12 insn / 13 cycles = 0.92 IPC
- Utilization: 0.92 actual IPC / 1 peak IPC = 92%
- Speedup:** (2 * 11 cycles) / 13 cycles = 1.69

CIS 501 (Martin): Scheduling

23

Loop Unrolling Shortcomings

- Static code growth \rightarrow more I\$ misses (limits degree of unrolling)
- Needs more registers to hold values (ISA limits this)
- Doesn't handle non-loops
- Doesn't handle inter-iteration dependences

```

for (i=0;i<N;i++)
    X[i]=A*X[i-1];
    
```

```

ldf X-4(r1),f1
mulf f0,f1,f2
stf f2,X(r1)
    
```



```

ldf X-4(r1),f1
mulf f0,f1,f2
stf f2,X(r1)
addi r1,4,r1
blt r1,r2,0
    
```

```

ldf X-4(r1),f1
mulf f0,f1,f2
stf f2,X(r1)
addi r1,4,r1
blt r1,r2,0
    
```

- TWO mulf's are not parallel
- Other (more advanced) techniques help

CIS 501 (Martin): Scheduling

24

Another Limitation: Branches

r1 and r2 are inputs

loop:

jz r1, not_found
ld [r1+0] -> r3

sub r2, r3 -> r4

jz r4, found

ld [r1+4] -> r1

jmp loop

Aside: what does this code do?

Legal to move load up past branch?

Summary: Static Scheduling Limitations

- Limited number of registers (set by ISA)
- Scheduling scope
 - Example: can't generally move memory operations past branches
- Inexact memory aliasing information
 - Often prevents reordering of loads above stores
- Caches misses (or any runtime event) confound scheduling
 - How can the compiler know which loads will miss vs hit?
 - Can impact the compiler's scheduling decisions

Can Hardware Overcome These Limits?

Dynamically-scheduled processors


- Also called "out-of-order" processors
- Hardware re-schedules insns...
- ...within a sliding window of VonNeumann insns
- As with pipelining and superscalar, ISA unchanged
 - Same hardware/software interface, appearance of in-order
- Increases scheduling scope
 - Does loop unrolling transparently
 - Uses branch prediction to "unroll" branches
- Examples:
 - Pentium Pro/II/III (3-wide), Core 2 (4-wide),
Alpha 21264 (4-wide), MIPS R10000 (4-wide), Power5 (5-wide)
- Basic overview of approach

The Problem With In-Order Pipelines

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
addf f0,f1 → f2	F	D	E+E+E+W												
mulf f2,f3 → f2	F	D	d*d* E* E* E* E* W												
subf f0,f1 → f4	F	p*p*	D	E+E+E+W											

- What's happening in cycle 4?
 - `mulf` stalls due to **data dependence**
 - OK, this is a fundamental problem
 - `subf` stalls due to **pipeline (propagation) hazard**
 - Why? `subf` can't proceed into D because `mulf` is there
 - That is the only reason, and it isn't a fundamental one
 - Maintaining in-order writes to register file
- Why can't `subf` go into D in cycle 4 and E+ in cycle 5?

Out-of-order Pipeline



CIS 501 (Martin): Scheduling

29

Code Example

- Code:

Raw insns

```
add r2, r3 → r1
sub r2, r1 → r3
mul r2, r3 → r3
div r1, 4 → r1
```

- “True” (real) & “False” (artificial) dependencies
- Divide insn independent of subtract and multiply insns
 - Can execute in parallel with subtract
- Many registers re-used
 - Just as in static scheduling, the register names get in the way
 - How does the hardware get around this?
- Approach: (step #1) rename registers, (step #2) schedule

CIS 501 (Martin): Scheduling

30

Step #1: Register Renaming

- To eliminate register conflicts/hazards
- “Architected” vs “Physical” registers – level of indirection
 - Names: r_1, r_2, r_3
 - Locations: $p_1, p_2, p_3, p_4, p_5, p_6, p_7$
 - Original mapping: $r_1 \rightarrow p_1, r_2 \rightarrow p_2, r_3 \rightarrow p_3, p_4-p_7$ are “available”


MapTable	FreeList	Original insns	Renamed insns
$r_1 \ r_2 \ r_3$			
$p_1 \ p_2 \ p_3$	p_4, p_5, p_6, p_7	$add \ r_2, r_3, r_1$	$add \ p_2, p_3, p_4$
$p_4 \ p_2 \ p_3$	p_5, p_6, p_7	$sub \ r_2, r_1, r_3$	$sub \ p_2, p_4, p_5$
$p_4 \ p_2 \ p_5$	p_6, p_7	$mul \ r_2, r_3, r_3$	$mul \ p_2, p_5, p_6$
$p_4 \ p_2 \ p_6$		$div \ r_1, 4, r_1$	$div \ p_4, 4, p_7$

- Renaming – conceptually write each register once
 - + Removes **false** dependences
 - + Leaves **true** dependences intact!
- When to reuse a physical register? After overwriting insn done

CIS 501 (Martin): Scheduling

31

Step #2: Dynamic Scheduling



- Instructions fetch/decoded/renamed into *Instruction Buffer*
 - Also called “instruction window” or “instruction scheduler”
- Instructions (conceptually) check ready bits every cycle
 - Execute when ready

CIS 501 (Martin): Scheduling

32

REGISTER RENAMING

CIS 501 (Martin): Scheduling

33

Renaming example

```
xor r1 ^ r2 -> r3  
add r3 + r4 -> r4  
sub r5 - r2 -> r3  
addi r3 + 1 -> r1
```

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

Map table

p6
p7
p8
p9
p10

Free-list

Register Renaming Algorithm

- Data structures:

- `maptable[architectural_reg] → physical_reg`
- Free list: get/put free register (implemented as a queue)

- Algorithm: at decode for each instruction:

```
insn.phys_input1 = maptable[insn.arch_input1]  
insn.phys_input2 = maptable[insn.arch_input2]  
insn.phys_to_free = maptable[arch_output]  
new_reg = get_free_phys_reg()  
maptable[arch_output] = new_reg  
insn.phys_output = new_reg
```

- At "commit"

- Once all older instructions have committed, free register
`put_free_phys_reg(insn.phys_to_free)`

CIS 501 (Martin): Scheduling

34

Renaming example

```
xor r1 ^ r2 -> r3  
add r3 + r4 -> r4  
sub r5 - r2 -> r3  
addi r3 + 1 -> r1
```

→ xor p1 ^ p2 ->

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

Map table

p6
p7
p8
p9
p10

Free-list

CIS 501 (Martin): Scheduling

35

CIS 501 (Martin): Scheduling

36

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

—————> xor p1 ^ p2 -> **p6**

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

Map table

p6
p7
p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> **r3**
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

—————> xor p1 ^ p2 -> p6

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

Map table

p7
p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add **r3 + r4** -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

—————> xor p1 ^ p2 -> p6
add **p6 + p4** ->

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

Map table

p7
p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

—————> xor p1 ^ p2 -> p6
add p6 + p4 -> **p7**

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

Map table

p7
p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> **r4**
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7



r1	p1
r2	p2
r3	p6
r4	p7
r5	p5

Map table

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub **r5** - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub **p5** - **p2** ->



r1	p1
r2	p2
r3	p6
r4	p7
r5	p5

Map table

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub **p5** - **p2** -> **p8**



r1	p1
r2	p2
r3	p6
r4	p7
r5	p5

Map table

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8



r1	p1
r2	p2
r3	p8
r4	p7
r5	p5

Map table

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi **r3** + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8
addi **p8** + 1 ->

r1	p1
r2	p2
r3	p8
r4	p7
r5	p5

Map table

	p9
	p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8
addi p8 + 1 -> **p9**

r1	p1
r2	p2
r3	p8
r4	p7
r5	p5

Map table

	p9
	p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> **r1**

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8
addi p8 + 1 -> p9


r1	p9
r2	p2
r3	p8
r4	p7
r5	p5

Map table

	p10
--	-----

Free-list

Out-of-order Pipeline



Dispatch

- Renamed instructions into out-of-order structures
 - Re-order buffer (ROB)
 - All instruction until commit
 - Issue Queue
 - Un-executed instructions
 - Central piece of scheduling logic
 - Content Addressable Memory (CAM)

DYNAMIC SCHEDULING

CIS 501 (Martin): Scheduling

49


CIS 501 (Martin): Scheduling

50

RAM vs CAM

- Random Access Memory
 - Read/write specific index
 - Get/set value there
- Content Addressable Memory
 - Search for a value (send value to all entries)
 - Find matching indices (use comparator at each entry)
 - Output: one bit per entry (multiple match)
- One structure can have ports of both types

RAM vs CAM: RAM



RAM: read/write specific index


CIS 501 (Martin): Scheduling

51

CIS 501 (Martin): Scheduling

52

RAM vs CAM: CAM




CAM: search for value

CIS 501 (Martin): Scheduling

53

Issue Queue

- Holds un-executed instructions
- Tracks ready inputs
 - Physical register names + ready bit
 - “AND” bits to tell if ready



CIS 501 (Martin): Scheduling

54

Dispatch Steps

- Allocate IQ slot
 - Full? Stall
- Read **ready bits** of inputs
 - Table 1-bit per physical reg
- Clear **ready bit** of output in table
 - Instruction has not produced value yet
- Write data in IQ slot

CIS 501 (Martin): Scheduling

55

Dispatch Example

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8
addi p8 + 1 -> p9

Ready bits

p1	y
p2	y
p3	y
p4	y
p5	y
p6	y
p7	y
p8	y
p9	y

Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Age

CIS 501 (Martin): Scheduling

56

Dispatch Example

$\text{xor } p1 \wedge p2 \rightarrow p6$
 $\text{add } p6 + p4 \rightarrow p7$
 $\text{sub } p5 - p2 \rightarrow p8$
 $\text{addi } p8 + 1 \rightarrow p9$

Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	y	p2	y	p6	0

CIS 501 (Martin): Scheduling

Ready bits

p1	y
p2	y
p3	y
p4	y
p5	y
p6	n
p7	y
p8	y
p9	y

57

Dispatch Example

$\text{xor } p1 \wedge p2 \rightarrow p6$
 $\text{add } p6 + p4 \rightarrow p7$
 $\text{sub } p5 - p2 \rightarrow p8$
 $\text{addi } p8 + 1 \rightarrow p9$

Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	y	p2	y	p6	0
add	p6	n	p4	y	p7	1

CIS 501 (Martin): Scheduling

Ready bits

p1	y
p2	y
p3	y
p4	y
p5	y
p6	n
p7	n
p8	y
p9	y

58

Dispatch Example

$\text{xor } p1 \wedge p2 \rightarrow p6$
 $\text{add } p6 + p4 \rightarrow p7$
 $\text{sub } p5 - p2 \rightarrow p8$
 $\text{addi } p8 + 1 \rightarrow p9$

Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	y	p2	y	p6	0
add	p6	n	p4	y	p7	1
sub	p5	y	p2	y	p8	2

CIS 501 (Martin): Scheduling

Ready bits

p1	y
p2	y
p3	y
p4	y
p5	y
p6	n
p7	n
p8	n
p9	y

59

Dispatch Example

$\text{xor } p1 \wedge p2 \rightarrow p6$
 $\text{add } p6 + p4 \rightarrow p7$
 $\text{sub } p5 - p2 \rightarrow p8$
 $\text{addi } p8 + 1 \rightarrow p9$

Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	y	p2	y	p6	0
add	p6	n	p4	y	p7	1
sub	p5	y	p2	y	p8	2
addi	p8	n	---	y	p9	3

CIS 501 (Martin): Scheduling


Ready bits

p1	y
p2	y
p3	y
p4	y
p5	y
p6	n
p7	n
p8	n
p9	n

60

Out-of-order pipeline

- Execution (out-of-order) stages
- Select** ready instructions
 - Send for execution
- Wakeup** dependents



CIS 501 (Martin): Scheduling

61

Dynamic Scheduling/Issue Algorithm

- Data structures:
 - Ready table[phys_reg] → yes/no (part of issue queue)
- Algorithm at "schedule" stage (prior to read registers):


```

foreach instruction:
  if table[instr.phys_input1] == ready &&
  table[instr.phys_input2] == ready then
    instr is "ready"
  select the oldest "ready" instruction
  table[instr.phys_output] = ready
      
```

CIS 501 (Martin): Scheduling

62

Issue = Select + Wakeup

- Select** N oldest, ready instructions
 - “xor” is the oldest ready instruction below
 - “xor” and “sub” are the two oldest ready instructions below
 - Note: may have resource constraints: i.e. load/store/fp

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	y	p2	y	p6	0
add	p6	n	p4	y	p7	1
sub	p5	y	p2	y	p8	2
addi	p8	n	---	y	p9	3

Ready!
Ready!

CIS 501 (Martin): Scheduling

63

Issue = Select + Wakeup

- Wakeup** dependent instructions
 - CAM search for Dst in inputs
 - Set ready
 - Also update ready-bit table for future instructions

Insn	Inp1	R	Inp2	R	Dst	Age
xor	p1	y	p2	y	p6	0
add	p6	y	p4	y	p7	1
sub	p5	y	p2	y	p8	2
addi	p8	y	---	y	p9	3

CIS 501 (Martin): Scheduling

Ready bits
p1 y
p2 y
p3 y
p4 y
p5 y
p6 y
p7 n
p8 y
p9 n

64

Issue

- **Select/Wakeup** one cycle
- Dependents go back to back
 - Next cycle: add/addi are ready:

Insn	Inp1	R	Inp2	R	Dst	Age
add	p6	y	p4	y	p7	1

CIS 501 (Martin): Scheduling

65

When Does Register Read Occur?

- Option #1: after select, right before execute
 - (**Not at decode**)
 - Read **physical** register (renamed)
 - Or get value via bypassing (based on physical register name)
 - This is Pentium 4, MIPS R10k, Alpha 21264 style, Intel's "Sandy Bridge" due out in 2011
- Physical register file may be large
 - Multi-cycle read
- Option #2: as part of issue, keep **values in Issue Queue**
 - Pentium Pro, Core 2, Core i7

CIS 501 (Martin): Scheduling

66

Renaming review

Everyone rename this instruction:

mul r4 * r5 -> r1

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

Map table

p6
p7
p8
p9
p10

Free-list

CIS 501 (Martin): Scheduling

67

Dispatch Review

Everyone dispatch this instruction:

div p7 / p6 -> p1

Insn	Inp1	R	Inp2	R	Dst	Age

Ready bits

p1	y
p2	y
p3	y
p4	y
p5	y
p6	n
p7	y
p8	y
p9	y

CIS 501 (Martin): Scheduling

68

Select Review

Insn	Inp1	R	Inp2	R	Dst	Age
add	p3	y	p1	y	p2	0
mul	p2	n	p4	y	p5	1
div	p1	y	p5	n	p6	2
xor	p4	y	p1	y	p9	3

Determine which instructions are ready.

Which will be issued on a 1-wide machine?
Which will be issued on a 2-wide machine?

CIS 501 (Martin): Scheduling


69

What information will change if we issue the add?

CIS 501 (Martin): Scheduling

70


000 execution (2-wide)



CIS 501 (Martin): Scheduling

71


000 execution (2-wide)




CIS 501 (Martin): Scheduling

72


000 execution (2-wide)




000 execution (2-wide)




000 execution (2-wide)



000 execution (2-wide)



OOO execution (2-wide)



CIS 501 (Martin): Scheduling

77

Multi-cycle operations

- Multi-cycle ops (load, fp, multiply, etc)
 - Wakeup deferred a few cycles
 - Structural hazard?
- Cache misses?
 - Speculative wake-up (assume hit)
 - Cancel exec of dependents
 - Re-issue later
 - Details: complicated, not important

CIS 501 (Martin): Scheduling

78

Re-order Buffer (ROB)

- All instructions in order
- Two purposes
 - Misprediction recovery
 - In-order commit
 - Maintain appearance of in-order execution
 - Freeing of physical registers

CIS 501 (Martin): Scheduling

79

RENAMING REVISITED

CIS 501 (Martin): Scheduling

80

Renaming revisited

- Overwritten register
 - Freed at commit
 - Restore in map table on recovery
 - Branch mis-prediction recovery
- Also must be read at rename

CIS 501 (Martin): Scheduling

81

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

Map table

p6
p7
p8
p9
p10

Free-list

82

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

—————> xor p1 ^ p2 ->

[p3]

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

Map table

p6
p7
p8
p9
p10

Free-list

CIS 501 (Martin): Scheduling

83

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

—————> xor p1 ^ p2 -> p6

[p3]

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

Map table

p7
p8
p9
p10

Free-list

CIS 501 (Martin): Scheduling

84

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 ->

[p3]
[p4]

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

Map table

p7
p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7

[p3]
[p4]

r1	p1
r2	p2
r3	p6
r4	p7
r5	p5

Map table

p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 ->

[p3]
[p4]
[p6]

r1	p1
r2	p2
r3	p6
r4	p7
r5	p5

Map table

p8
p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8

[p3]
[p4]
[p6]

r1	p1
r2	p2
r3	p8
r4	p7
r5	p5

Map table

p9
p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8
addi p8 + 1 ->

[p3]
[p4]
[p6]
[p1]



r1	p1
r2	p2
r3	p8
r4	p7
r5	p5

Map table

	p9
	p10

Free-list

Renaming example

xor r1 ^ r2 -> r3
add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

xor p1 ^ p2 -> p6
add p6 + p4 -> p7
sub p5 - p2 -> p8
addi p8 + 1 -> p9

[p3]
[p4]
[p6]
[p1]

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5

Map table

	p10

Free-list

ROB

- ROB entry holds all info for recover/commit
 - Logical register names
 - Physical register names
 - Instruction types
- Dispatch: insert at tail
 - Full? Stall
- Commit: remove from head
 - Not completed? Stall

Recovery

- Completely remove wrong path instructions
 - Flush from IQ
 - Remove from ROB
 - Restore map table to before misprediction
 - Free destination registers

Recovery example

```
bnz r1 loop  
xor r1 ^ r2 -> r3  
add r3 + r4 -> r4  
sub r5 - r2 -> r3  
addi r3 + 1 -> r1
```

```
bnz p1, loop  
xor p1 ^ p2 -> p6  
add p6 + p4 -> p7  
sub p5 - p2 -> p8  
addi p8 + 1 -> p9
```

```
[ ]  
[ p3 ]  
[ p4 ]  
[ p6 ]  
[ p1 ]
```

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5

CIS 501 (Martin): Scheduling Map table



Free-list

93

Recovery example

```
bnz r1 loop  
xor r1 ^ r2 -> r3  
add r3 + r4 -> r4  
sub r5 - r2 -> r3  
addi r3 + 1 -> r1
```

```
bnz p1, loop  
xor p1 ^ p2 -> p6  
add p6 + p4 -> p7  
sub p5 - p2 -> p8  
addi p8 + 1 -> p9
```

```
[ ]  
[ p3 ]  
[ p4 ]  
[ p6 ]  
[ p1 ]
```

r1	p1
r2	p2
r3	p8
r4	p7
r5	p5

CIS 501 (Martin): Scheduling Map table



Free-list

94

Recovery example


```
bnz r1 loop  
xor r1 ^ r2 -> r3  
add r3 + r4 -> r4  
sub r5 - r2 -> r3
```

```
bnz p1, loop  
xor p1 ^ p2 -> p6  
add p6 + p4 -> p7  
sub p5 - p2 -> p8
```

```
[ ]  
[ p3 ]  
[ p4 ]  
[ p6 ]
```

r1	p1
r2	p2
r3	p6
r4	p7
r5	p5

CIS 501 (Martin): Scheduling Map table



Free-list

95

Recovery example


```
bnz r1 loop  
xor r1 ^ r2 -> r3  
add r3 + r4 -> r4
```

```
bnz p1, loop  
xor p1 ^ p2 -> p6  
add p6 + p4 -> p7
```

```
[ ]  
[ p3 ]  
[ p4 ]
```

r1	p1
r2	p2
r3	p6
r4	p4
r5	p5

CIS 501 (Martin): Scheduling Map table



Free-list

96

Recovery example

bnz r1 loop
xor r1 ^ r2 -> r3

bnz p1, loop
xor p1 ^ p2 -> **p6**

[]
[**p3**]

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

CIS 501 (Martin): Scheduling Map table

p6
p7
p8
p9
p10

Free-list

97

Recovery example

bnz r1 loop

bnz p1, loop

[]

r1	p1
r2	p2
r3	p3
r4	p4
r5	p5

CIS 501 (Martin): Scheduling Map table

p6
p7
p8
p9
p10

Free-list

98

What about stores

- Stores: Write D\$, not registers
 - Can we rename memory?
 - Recover in the cache?

What about stores

- Stores: Write D\$, not registers
 - Can we rename memory?
 - Recover in the cache?
- No (at least not easily)
 - Cache writes unrecoverable
 - Stores: only when certain
 - Commit

Commit

xor r1 ^ r2 -> r3	xor p1 ^ p2 -> p6	[p3]
add r3 + r4 -> r4	add p6 + p4 -> p7	[p4]
sub r5 - r2 -> r3	sub p5 - p2 -> p8	[p6]
addi r3 + 1 -> r1	addi p8 + 1 -> p9	[p1]

- Commit: instruction becomes **architected state**
 - In-order, only when instructions are finished
 - Free overwritten register (why?)

CIS 501 (Martin): Scheduling

101

Freeing over-written register

xor r1 ^ r2 -> r3	xor p1 ^ p2 -> p6	[p3]
add r3 + r4 -> r4	add p6 + p4 -> p7	[p4]
sub r5 - r2 -> r3	sub p5 - p2 -> p8	[p6]
addi r3 + 1 -> r1	addi p8 + 1 -> p9	[p1]

- P3 was r3 **before** xor
- P6 is r3 **after** xor
 - Anything older than xor should read p3
 - Anything younger than xor should p6 (until next r3 writing instruction)
- At commit of xor, no older instructions exist

CIS 501 (Martin): Scheduling

102

Commit Example

xor r1 ^ r2 -> r3	xor p1 ^ p2 -> p6	[p3]
add r3 + r4 -> r4	add p6 + p4 -> p7	[p4]
sub r5 - r2 -> r3	sub p5 - p2 -> p8	[p6]
addi r3 + 1 -> r1	addi p8 + 1 -> p9	[p1]

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5




CIS 501 (Martin): Scheduling Map table

103

Commit Example

xor r1 ^ r2 -> r3	xor p1 ^ p2 -> p6	[p3]
add r3 + r4 -> r4	add p6 + p4 -> p7	[p4]
sub r5 - r2 -> r3	sub p5 - p2 -> p8	[p6]
addi r3 + 1 -> r1	addi p8 + 1 -> p9	[p1]

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5



CIS 501 (Martin): Scheduling Map table

Free-list

104

Commit Example

add r3 + r4 -> r4
sub r5 - r2 -> r3
addi r3 + 1 -> r1

add p6 + p4 -> p7
sub p5 - p2 -> p8
addi p8 + 1 -> p9

[p4]
[p6]
[p1]

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5

CIS 501 (Martin): Scheduling Map table

p10
p3
p4

Free-list

105

Commit Example

sub r5 - r2 -> r3
addi r3 + 1 -> r1

sub p5 - p2 -> p8
addi p8 + 1 -> p9

[p6]
[p1]

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5

CIS 501 (Martin): Scheduling Map table

p10
p3
p4
p6

Free-list

106

Commit Example

addi r3 + 1 -> r1

addi p8 + 1 -> p9

[p1]

r1	p9
r2	p2
r3	p8
r4	p7
r5	p5

CIS 501 (Martin): Scheduling Map table

p10
p3
p4
p6
p1

Free-list

107

MORE ON DEPENDENCIES

108

Dependence types

- RAW (Read After Write) = "true dependence"
 $\text{mul r0 * r1 ->} \textcolor{blue}{r2}$
...
 $\text{add } \textcolor{blue}{r2} + r3 -> r4$
- WAW (Write After Write) = "output dependence"
 $\text{mul r0 * r1 ->} \textcolor{blue}{r2}$
...
 $\text{add r1 + r3 ->} \textcolor{blue}{r2}$
- WAR (Write After Read) = "anti-dependence"
 $\text{mul r0 *} \textcolor{blue}{r1} -> r2$
...
 $\text{add r3 + r4 ->} \textcolor{blue}{r1}$

CIS 501 (Martin): Scheduling

109

Memory dependences

- **If value in "r2" and "r3" is the same...**
- RAW (Read After Write)
 $\text{st r1 ->} \textcolor{blue}{[r2]}$
...
 $\text{ld } \textcolor{blue}{[r3]} -> r4$
- WAW (Write After Write)
 $\text{st r1 ->} \textcolor{blue}{[r2]}$
...
 $\text{st r4 ->} \textcolor{blue}{[r3]}$
- WAR (Write After Read)
 $\text{ld } \textcolor{blue}{[r2]} -> r1$
...
 $\text{st r4 ->} \textcolor{blue}{[r3]}$

CIS 501 (Martin): Scheduling

110

More on dependences

- RAW
 - When more than one applies, RAW dominates:
 add r1 + r2 -> r3
 addi r3 + 1 -> r3
 - Must be respected: no trick to avoid
- WAR/WAW on registers
 - Two things happen to use same name
 - Can be eliminated by renaming
- WAR/WAW on memory
 - Can't rename memory in same way as registers
 - Need to use other tricks (later this lecture)

CIS 501 (Martin): Scheduling

111

MOTIVATING OUT-OF-ORDER EXECUTION

CIS 501 (Martin): Scheduling

112

Limitations of In-Order Pipelines

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [r1] -> r2	F	D	X	M ₁	M ₂	W							
add r2 + r3 -> r4	F	D	d*	d*	d*	X	M ₁	M ₂	W				
xor r4 ^ r5 -> r6		F	D	d*	d*	d*	X	M ₁	M ₂	W			
ld [r7] -> r4		F	D	p*	p*	p*	X	M ₁	M ₂	W			

- In-order pipeline, two-cycle load-use penalty
 - 2-wide
- Why not?

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [r1] -> r2	F	D	X	M ₁	M ₂	W							
add r2 + r3 -> r4	F	D	d*	d*	d*	X	M ₁	M ₂	W				
xor r4 ^ r5 -> r6		F	D	d*	d*	d*	X	M ₁	M ₂	W			
ld [r7] -> r4		F	D	X	M ₁	M ₂	W						

CIS 501 (Martin): Scheduling

113

Limitations of In-Order Pipelines

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] -> p2	F	D	X	M ₁	M ₂	W							
add p2 + p3 -> p4	F	D	d*	d*	d*	X	M ₁	M ₂	W				
xor p4 ^ p5 -> p6		F	D	d*	d*	d*	X	M ₁	M ₂	W			
ld [p7] -> p8		F	D	p*	p*	p*	X	M ₁	M ₂	W			

- In-order pipeline, two-cycle load-use penalty
 - 2-wide
- Why not?

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] -> p2	F	D	X	M ₁	M ₂	W							
add p2 + p3 -> p4	F	D	d*	d*	d*	X	M ₁	M ₂	W				
xor p4 ^ p5 -> p6		F	D	d*	d*	d*	X	M ₁	M ₂	W			
ld [p7] -> p8		F	D	X	M ₁	M ₂	W						

CIS 501 (Martin): Scheduling

114

Out-of-Order to the Rescue

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] -> p2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add p2 + p3 -> p4	F	Di			I	RR	X	W	C				
xor p4 ^ p5 -> p6		F	Di			I	RR	X	W	C			
ld [p7] -> p8		F	Di	I	RR	X	M ₁	M ₂	W		C		

- Still 2-wide superscalar, but now out-of-order, too
 - Allows instructions to issue when dependences are ready
- Longer pipeline
 - Front end: Fetch, "Dispatch"
 - Execution core: "Issue", "Reg. Read", Execute, Memory, Writeback
 - Retirement: "Commit"

CIS 501 (Martin): Scheduling

115

OUT-OF-ORDER PIPELINE EXAMPLE

CIS 501 (Martin): Scheduling

116

Out-of-Order Pipeline – Cycle 0

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F												
add r2 + r3 -> r4	F												
xor r4 ^ r5 -> r6													
ld [r7] -> r4													

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p7	p2 yes	ld no	
r3 p6	p3 yes	add no	
r4 p5	p4 yes		
r5 p4	p5 yes		
r6 p3	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		117

Out-of-Order Pipeline – Cycle 1a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di											
add r2 + r3 -> r4	F												
xor r4 ^ r5 -> r6													
ld [r7] -> r4													

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add no	
r4 p5	p4 yes		
r5 p4	p5 yes		
r6 p3	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		118

Out-of-Order Pipeline – Cycle 1b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di											
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6													
ld [r7] -> r4													

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add p5 no	
r4 p10	p4 yes		
r5 p4	p5 yes		
r6 p3	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		119

Out-of-Order Pipeline – Cycle 1c

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di											
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6													
ld [r7] -> r4													

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add p5 no	
r4 p10	p4 yes	xor no	
r5 p4	p5 yes	ld no	
r6 p3	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		120

Out-of-Order Pipeline – Cycle 2a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I										
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6		F											
ld [r7] -> r4		F											

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add p5 no	
r4 p10	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p7 no	
r6 p3	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		

Out-of-Order Pipeline – Cycle 2b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I										
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6		F	Di										
ld [r7] -> r4		F											

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add p5 no	
r4 p10	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p7 no	
r6 p3	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		

Out-of-Order Pipeline – Cycle 2c

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I										
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6		F	Di										
ld [r7] -> r4		F	Di										

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add p5 no	
r4 p12	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p10 no	
r6 p11	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		

Out-of-Order Pipeline – Cycle 3

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR									
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6		F	Di										
ld [r7] -> r4		F	Di	I									

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 no	
r3 p6	p3 yes	add p5 no	
r4 p12	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p10 no	
r6 p11	p6 yes		
r7 p2	p7 yes		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 ---		

Out-of-Order Pipeline – Cycle 4

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X								
add r2 + r3 -> r4	F	Di											
xor r4 ^ r5 -> r6	F	Di											
ld [r7] -> r4	F	Di	I	RR									

Map Table	Ready Table	Reorder Buffer	Insn	To Free	Done?
r1 p8	p1 yes		ld	p7	no
r2 p9	p2 yes		add	p5	no
r3 p6	p3 yes		xor	p3	no
r4 p12	p4 yes		ld	p10	no
r5 p4	p6 yes				
r6 p11	p7 yes				
r7 p2	p8 yes				
r8 p1	p10 no				
CIS 501 (Martin): Scheduling	p11 no				
	p12 no				

Insn	Src1	R?	Src2	R?	Dest	Age
ld	p8	yes		yes	p9	0
add	p9	yes	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2
ld	p2	yes		yes	p12	125

Out-of-Order Pipeline – Cycle 5a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁							
add r2 + r3 -> r4	F	Di			I								
xor r4 ^ r5 -> r6	F	Di											
ld [r7] -> r4	F	Di	I	RR	X								

Map Table	Ready Table	Reorder Buffer	Insn	To Free	Done?
r1 p8	p1 yes		ld	p7	no
r2 p9	p2 yes		add	p5	no
r3 p6	p3 yes		xor	p3	no
r4 p12	p4 yes		ld	p10	no
r5 p4	p6 yes				
r6 p11	p7 yes				
r7 p2	p8 yes				
r8 p1	p10 yes				
CIS 501 (Martin): Scheduling	p11 yes				
	p12 yes				

Insn	Src1	R?	Src2	R?	Dest	Age
ld	p8	yes		yes	p9	0
add	p9	yes	p6	yes	p10	1
xor	p10	yes	p4	yes	p11	2
ld	p2	yes		yes	p12	125

Out-of-Order Pipeline – Cycle 5b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁							
add r2 + r3 -> r4	F	Di			I								
xor r4 ^ r5 -> r6	F	Di											
ld [r7] -> r4	F	Di	I	RR	X								

Map Table	Ready Table	Reorder Buffer	Insn	To Free	Done?
r1 p8	p1 yes		ld	p7	no
r2 p9	p2 yes		add	p5	no
r3 p6	p3 yes		xor	p3	no
r4 p12	p4 yes		ld	p10	no
r5 p4	p6 yes				
r6 p11	p7 yes				
r7 p2	p8 yes				
r8 p1	p10 yes				
CIS 501 (Martin): Scheduling	p11 yes				
	p12 yes				

Insn	Src1	R?	Src2	R?	Dest	Age
ld	p8	yes		yes	p9	0
add	p9	yes	p6	yes	p10	1
xor	p10	yes	p4	yes	p11	2
ld	p2	yes		yes	p12	127

Out-of-Order Pipeline – Cycle 6

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂						
add r2 + r3 -> r4	F	Di			I	RR							
xor r4 ^ r5 -> r6	F	Di				I							
ld [r7] -> r4	F	Di	I	RR	X	M ₁							

Map Table	Ready Table	Reorder Buffer	Insn	To Free	Done?
r1 p8	p1 yes		ld	p7	no
r2 p9	p2 yes		add	p5	no
r3 p6	p3 yes		xor	p3	no
r4 p12	p4 yes		ld	p10	no
r5 p4	p6 yes				
r6 p11	p7 yes				
r7 p2	p8 yes				
r8 p1	p10 yes				
CIS 501 (Martin): Scheduling	p11 yes				
	p12 yes				

Insn	Src1	R?	Src2	R?	Dest	Age
ld	p8	yes		yes	p9	0
add	p9	yes	p6	yes	p10	1
xor	p10	yes	p4	yes	p11	2
ld	p2	yes		yes	p12	128

Out-of-Order Pipeline – Cycle 7

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W					
add r2 + r3 -> r4	F	Di				I	RR	X					
xor r4 ^ r5 -> r6	F	Di				I	RR						
ld [r7] -> r4	F	Di	I	RR	X	M ₁	M ₂						

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 yes	add p5 no	
r4 p12	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p10 no	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

Insn Src1 R? Src2 R? Dest Age						
ld p8 yes	yes	yes	yes	p9 0		
add p9 yes	yes	p6 yes	yes	p10 1		
xor p10 yes	yes	p4 yes	yes	p11 2		
ld p2 yes	yes	yes	yes	p12 129		

Out-of-Order Pipeline – Cycle 8a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add r2 + r3 -> r4	F	Di				I	RR	X					
xor r4 ^ r5 -> r6	F	Di				I	RR	X					
ld [r7] -> r4	F	Di	I	RR	X	M ₁	M ₂						

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 yes	add p5 no	
r4 p12	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p10 no	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

Insn Src1 R? Src2 R? Dest Age						
ld p8 yes	yes	yes	yes	p9 0		
add p9 yes	yes	p6 yes	yes	p10 1		
xor p10 yes	yes	p4 yes	yes	p11 2		
ld p2 yes	yes	yes	yes	p12 129		

Out-of-Order Pipeline – Cycle 8b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add r2 + r3 -> r4	F	Di				I	RR	X	W				
xor r4 ^ r5 -> r6	F	Di				I	RR	X					
ld [r7] -> r4	F	Di	I	RR	X	M ₁	M ₂	W					

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 yes	add p5 yes	
r4 p12	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p10 yes	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

Insn Src1 R? Src2 R? Dest Age						
ld p8 yes	yes	yes	yes	p9 0		
add p9 yes	yes	p6 yes	yes	p10 1		
xor p10 yes	yes	p4 yes	yes	p11 2		
ld p2 yes	yes	yes	yes	p12 131		

Out-of-Order Pipeline – Cycle 9a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add r2 + r3 -> r4	F	Di				I	RR	X	W	C			
xor r4 ^ r5 -> r6	F	Di				I	RR	X					
ld [r7] -> r4	F	Di	I	RR	X	M ₁	M ₂	W					

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 yes	add p5 yes	
r4 p12	p4 yes	xor p3 no	
r5 p4	p5 yes	ld p10 yes	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

Insn Src1 R? Src2 R? Dest Age						
ld p8 yes	yes	yes	yes	p9 0		
add p9 yes	yes	p6 yes	yes	p10 1		
xor p10 yes	yes	p4 yes	yes	p11 2		
ld p2 yes	yes	yes	yes	p12 132		

Out-of-Order Pipeline – Cycle 9b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add r2 + r3 -> r4	F	Di				I	RR	X	W	C			
xor r4 ^ r5 -> r6	F	Di				I	RR	X	W				
ld [r7] -> r4		F	Di	I	RR	X	M ₁	M ₂	W				

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 yes	add p5 yes	
r4 p12	p4 ---	xor p3 yes	
r5 p4	p5 ---	ld p10 yes	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

Out-of-Order Pipeline – Cycle 10

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add r2 + r3 -> r4	F	Di				I	RR	X	W	C			
xor r4 ^ r5 -> r6	F	Di				I	RR	X	W	C			
ld [r7] -> r4		F	Di	I	RR	X	M ₁	M ₂	W				

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 ---	add p5 yes	
r4 p12	p4 yes	xor p3 yes	
r5 p4	p5 ---	ld p10 yes	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

Out-of-Order Pipeline – Done!

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] -> r2	F	Di	I	RR	X	M ₁	M ₂	W	C				
add r2 + r3 -> r4	F	Di				I	RR	X	W	C			
xor r4 ^ r5 -> r6	F	Di				I	RR	X	W	C			
ld [r7] -> r4		F	Di	I	RR	X	M ₁	M ₂	W				

Map Table	Ready Table	Reorder Buffer	Issue Queue
r1 p8	p1 yes	Insn To Free Done?	
r2 p9	p2 yes	ld p7 yes	
r3 p6	p3 ---	add p5 yes	
r4 p12	p4 yes	xor p3 yes	
r5 p4	p5 ---	ld p10 yes	
r6 p11	p6 yes		
r7 p2	p7 ---		
r8 p1	p8 yes		
CIS 501 (Martin): Scheduling	p12 yes		

HANDLING MEMORY OPERATIONS

Handling Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	W	C			
jump-not-zero p3	F	Di					I	RR	X	W	C		
st p5 -> [p3+4]		F	Di				I	RR	X	W	C		
st p4 -> [p6+8]		F	Di	I?									

- Can “st p4 -> [p6+8]” issue and begin execution?
 - Its registers inputs are ready...
 - Why or why not?

CIS 501 (Martin): Scheduling

137

Problem #1: Out-of-Order Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	W	C			
jump-not-zero p3	F	Di					I	RR	X	W	C		
st p5 -> [p3+4]		F	Di				I	RR	X	M	W	C	
st p4 -> [p6+8]		F	Di	I?	RR	X	M	W					C

- Can “st p4 -> [p6+8]” write the cache in cycle 6?
 - “st p5 -> [p3+4]” has not yet executed
- What if “p3+4 == p6+8”
 - The two stores write the same address! WAW dependency!
 - Not known until their “X” stages (cycle 5 & 8)
- Unappealing solution: all stores execute in-order
- We can do better...

CIS 501 (Martin): Scheduling

138

Problem #2: Speculative Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	W	C			
jump-not-zero p3	F	Di				I	RR	X	W	C			
st p5 -> [p3+4]		F	Di			I	RR	X	M	W	C		
st p4 -> [p6+8]		F	Di	I?	RR	X	M	W					C

- Can “st p4 -> [p6+8]” write the cache in cycle 6?
 - Store is still “speculative” at this point
- What if “jump-not-zero” is mis-predicted?
 - Not known until its “X” stage (cycle 8)
- How does it “undo” the store once it hits the cache?
 - Answer: it can’t; stores write the cache only at **commit**
 - Guaranteed to be non-speculative at that point

CIS 501 (Martin): Scheduling

139

Store Queue (SQ)

- Two problems
 - Speculative stores
 - Out-of-order stores
- Solution: Store Queue (SQ)
 - When dispatch, each store is given a slot in the Store Queue
 - First-in-first-out (FIFO) queue
 - Each entry contains: “address”, “value”, and “age”
- Operation:
 - Dispatch (in-order): allocate entry in SQ (stall if full)
 - Execute (out-of-order): write store value into store queue
 - Commit (in-order): read value from SQ and write into data cache
 - Branch recovery: remove entries from the store queue
- Address the above two problems, plus more...

CIS 501 (Martin): Scheduling

140

Loads and Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	W	C	
st p4 -> [p5+4]	F	Di	I	RR	X	W					C		
st p3 -> [p6+8]		F	Di	I	RR	X	W				C		
ld [p7] -> p8		F	Di	I?	RR	X	M ₁	M ₂	W			C	

- Can “ld [p7] -> p8” issue and begin execution?
 - Why or why not?

Loads and Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	W	C	
st p4 -> [p5+4]	F	Di	I	RR	X	SQ						C	
st p3 -> [p6+8]		F	Di	I	RR	X	SQ					C	
ld [p7] -> p8		F	Di	I?	RR	X	M ₁	M ₂	W			C	

- Can “ld [p7] -> p8” issue and begin execution?
 - Why or why not?
- If the load reads from either of the store’s addresses...
 - The load must get the value, but it isn’t written to the cache until commit...

Loads and Stores

	0	1	2	3	4	5	6	7	8	9	10	11	12
fdiv p1 / p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	X ₅	X ₆	W	C	
st p4 -> [p5+4]	F	Di	I	RR	X	SQ					C		
st p3 -> [p6+8]		F	Di	I	RR	X	SQ				C		
ld [p7] -> p8		F	Di	I?	RR	X	M ₁	M ₂	W			C	

- Can “ld [p7] -> p8” issue and begin execution?
 - Why or why not?
- If the load reads from either of the store’s addresses...
 - The load must get the value, but it isn’t written to the cache until commit...
- Solution: “memory forwarding”
 - Loads also read from the Store Queue (in parallel with the cache)

Memory Forwarding

- Stores write cache at commit
 - Why? Allows stores to be “undone” on branch mis-predictions, etc.
 - Commit is in-order, delayed until all prior instructions are done
- Loads read cache
 - Early execution of loads is critical
- Forwarding
 - Allow store to load communication before store commit
 - Conceptually like register bypassing, but different implementation
 - Why? Addresses unknown until execute

Problem #3: WAR Hazards

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	W	C			
jump-not-zero p3	F	Di					I	RR	X	W	C		
ld [p3+4] -> p5		F	Di				I	RR	X	M ₁	M ₂	W	C
st p4 -> [p6+8]		F	Di	I	RR	X	SQ						C

- What if “p3+4 == p6 + 8”?
 - Then load and store access same memory location
- Need to make sure that load doesn’t read store’s result
 - Need to get values based on “program order” not “execution order”
- Bad solution: require all stores/loads to execute in-order
- Good solution: add “age” fields to store queue (SQ)
 - Loads read matching address that is “earlier” (or “older”) than it
 - Another reason the SQ is a FIFO queue

CIS 501 (Martin): Scheduling

145

Store Queue (SQ)

- On load execution, select the store that is:
 - To same address as load
 - Older than the load (before the load in program order)
- Of these, select the youngest store
 - The store to the same address that immediately precedes the load


CIS 501 (Martin): Scheduling

147

Memory Forwarding via Store Queue

- Store Queue (SQ)
 - Holds all in-flight stores
 - CAM: searchable by address
 - Age logic: determine youngest matching store older than load
- Store rename/dispatch
 - Allocate entry in SQ
- Store execution
 - Update SQ
 - Address + Data
- Load execution
 - Search SQ identify youngest older matching store
 - Match? Read SQ
 - No Match? Read cache

CIS 501 (Martin): Scheduling



146

When Can Loads Execute?

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	W	C			
jump-not-zero p3	F	Di					I	RR	X	W	C		
st p5 -> [p3+4]		F	Di				I	RR	X	SQ	C		
ld [p6+8] -> p7		F	Di	I?	RR	X	M ₁	M ₂	W				C

- Can “ld [p6+8] -> p7” issue in cycle 3
 - Why or why not?

CIS 501 (Martin): Scheduling

148

When Can Loads Execute?

	0	1	2	3	4	5	6	7	8	9	10	11	12
mul p1 * p2 -> p3	F	Di	I	RR	X ₁	X ₂	X ₃	X ₄	W	C			
jump-not-zero p3	F	Di					I	RR	X	W	C		
st p5 -> [p3+4]		F	Di				I	RR	X	SQ	C		
ld [p6+8] -> p7		F	Di	I?	RR	X	M ₁	M ₂	W			C	

- Aliasing! Does p3+4 == p6+8?
 - If no, load should get value from memory
 - Can it start to execute?**
 - If yes, load should get value from store
 - By reading the store queue?
 - But the value isn't put into the store queue until cycle 9**
- Key challenge:** don't know addresses until execution!
 - One solution: require all loads to wait for all earlier (prior) stores

CIS 501 (Martin): Scheduling

149

Load scheduling

- Store->Load Forwarding:
 - Get value from executed (but not committed) store to load
- Load Scheduling:
 - Determine when load can execute with regard to older stores

- Conservative load scheduling:
 - All older stores have executed
 - Some architectures: split store address / store data
 - Only requires knowing addresses (not the store values)
 - Advantage: always safe
 - Disadvantage: performance (limits out-of-orderness)

CIS 501 (Martin): Scheduling

150

Conservative Load Scheduling

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld [p1] -> p4	F	Di	I	Rr	X	M ₁	M ₂	W	C							
ld [p2] -> p5	F	Di	I	Rr	X	M ₁	M ₂	W	C							
add p4, p5 -> p6	F	Di			I	Rr	X	W	C							
st p6 -> [p3]	F	Di				I	Rr	X	SQ	C						
ld [p1+4] -> p7		F	Di				I	Rr	X	M ₁	M ₂	W	C			
ld [p2+4] -> p8		F	Di				I	Rr	X	M ₁	M ₂	W	C			
add p7, p8 -> p9			F	Di					I	Rr	X	W	C			
st p9 -> [p3+4]				F	Di					I	Rr	X	SQ	C		

Conservative load scheduling: can't issue ld [p1+4] until cycle 7!

Might as well be an in-order machine on this example
Can we do better? How?

CIS 501 (Martin): Scheduling

151

Dynamically Scheduling Memory Ops

- Compilers must schedule memory ops conservatively
- Options for hardware:
 - Don't execute any load until all prior stores execute (conservative)
 - Execute loads as soon as possible, detect violations (optimistic)
 - When a store executes, it checks if any later loads executed too early (to same address). If so, flush pipeline
 - Learn violations over time, selectively reorder (predictive)

Before

```
1d r2,4(sp)
1d r3,8(sp)
add r3,r2,r1 //stall
st r1,0(sp)
1d r5,0(r8) //does r8==sp?
1d r6,4(r8) //does r8+4==sp?
1d r6,4(r8)
sub r5,r6,r4 //stall
st r4,8(r8)
```

Wrong(?)

CIS 501 (Martin): Scheduling

152

Optimistic Load Scheduling

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld [p1] -> p4	F	Di	I	Rr	X	M ₁	M ₂	W	C							
ld [p2] -> p5	F	Di	I	Rr	X	M ₁	M ₂	W	C							
add p4, p5 -> p6	F	Di			I	Rr	X	W	C							
st p6 -> [p3]	F	Di			I	Rr	X	SQ	C							
ld [p1+4] -> p7		F	Di	I	Rr	X	M ₁	M ₂	W	C						
ld [p2+4] -> p8		F	Di	I	Rr	X	M ₁	M ₂	W		C					
add p7, p8 -> p9			F	Di			I	Rr	X	W	C					
st p9 -> [p3+4]			F	Di			I	Rr	X	SQ	C					

Optimistic load scheduling: can actually benefit from out-of-order!


But how do we know when out speculation (optimism) fails?

Load Speculation

- Speculation requires two things.....
 - Detection of mis-speculations
 - How can we do this?
- Recovery from mis-speculations
 - Squash from offending load
 - Saw how to squash from branches: same method

Load Queue

- Detects load ordering violations
- Load execution: Write address into LQ
 - Also note any store forwarded from
- Store execution: Search LQ
 - Younger load with same addr?
 - Didn't forward from younger store? (optimization for full renaming)



Store Queue + Load Queue

- Store Queue: handles forwarding
 - Written by stores (@ execute)
 - Searched by loads (@ execute)
 - Read from to write data cache (@ commit)
- Load Queue: detects ordering violations
 - Written by loads (@ execute)
 - Searched by stores (@ execute)
- Both together
 - Allows aggressive load scheduling
 - Stores don't constrain load execution

Optimistic Load Scheduling

- Allows loads to issue before older stores
 - Increases out-of-orderness
 - + When no conflict, increases performance
 - Conflict => squash => worse performance than waiting
- Some loads might forward from stores
 - Always aggressive will squash a lot
- Can we have our cake AND eat it too?

CIS 501 (Martin): Scheduling

157

Predictive Load Scheduling

- Predict which loads must wait for stores
- Fool me once, shame on you-- fool me twice?
 - Loads default to aggressive
 - Keep table of load PCs that have been caused squashes
 - Schedule these conservatively
 - + Simple predictor
 - Makes "bad" loads wait for all older stores is not so great
- More complex predictors used in practice
 - Predict which stores loads should wait for
 - "Store Sets" paper for next time

CIS 501 (Martin): Scheduling

158

OUT-OF-ORDER: BENEFITS & CHALLENGES

CIS 501 (Martin): Scheduling

159

Challenges for Out-of-Order Cores

- Design complexity
 - More complicated than in-order? Certainly!
 - But, we have managed to overcome the design complexity
- Clock frequency
 - Can we build a "high ILP" machine at high clock frequency?
 - Yep, with some additional pipe stages, clever design
- Limits to (efficiently) scaling the window and ILP
 - Large physical register file
 - Fast register renaming/wakeup/select
 - Branch & memory depend. prediction (limits effective window size)
 - Plus all the issues of build "wide" in-order superscalar
- Power efficiency
 - Today, mobile phone chips are still in-order cores

CIS 501 (Martin): Scheduling

160

Out of Order: Window Size

- Scheduling scope = out-of-order window size
 - Larger = better
 - Constrained by physical registers (#preg)
 - Window limited by #preg = ROB size + #logical registers
 - Big register file = hard/slow
 - Constrained by issue queue
 - Limits number of un-executed instructions
 - CAM = can't make big (power + area)
 - Constrained by load + store queues
 - Limit number of loads/stores
 - CAMs
- Active area of research: scaling window sizes
- Usefulness of large window: limited by branch prediction
 - 95% branch mis-prediction rate: 1 in 20 branches, or 1 in 100 insn.

CIS 501 (Martin): Scheduling

161

Out of Order: Benefits

- Allows speculative re-ordering
 - Loads / stores
 - Branch prediction to look past branches
- Schedule can change due to cache misses
 - Different schedule optimal from on cache hit
- Done by hardware
 - Compiler may want different schedule for different hw configs
 - Hardware has only its own configuration to deal with

CIS 501 (Martin): Scheduling

162

Reprise: Static vs Dynamic Scheduling

- If we can do this in software...
- ...why build complex (slow-clock, high-power) hardware?
 - + Performance portability
 - Don't want to recompile for new machines
 - + More information available
 - Memory addresses, branch directions, cache misses
 - + More registers available
 - Compiler may not have enough to schedule well
 - + Speculative memory operation re-ordering
 - Compiler must be conservative, hardware can speculate
 - But compiler has a larger scope
 - Compiler does as much as it can (not much)
 - Hardware does the rest

CIS 501 (Martin): Scheduling

163

Recap: Dynamic Scheduling

- Dynamic scheduling
 - Totally in the hardware
 - Also called "out-of-order execution" (OoO)
- Fetch many instructions into instruction window
 - Use branch prediction to speculate past (multiple) branches
 - Flush pipeline on branch misprediction
- Rename to avoid false dependencies
- Execute instructions as soon as possible
 - Register dependencies are known
 - Handling memory dependencies more tricky
- "Commit" instructions in order
 - Anything strange happens before commit, just flush the pipeline
- Current machines: 100+ instruction scheduling window

CIS 501 (Martin): Scheduling

164


Out of Order: Top 5 Things to Know

- Register renaming
 - How to perform is and how to recover it
- Commit
 - Precise state (ROB)
 - How/when registers are freed
- Issue/Select
 - Wakeup
 - Choose N oldest ready instructions
- Stores
 - Write at commit
 - Forward to loads via LQ
- Loads
 - Conservative/optimistic/predictive scheduling
 - Violation detection

CIS 501 (Martin): Scheduling

165

Summary: Scheduling



- Pipelining and superscalar review
- Code scheduling
 - To reduce pipeline stalls
 - To increase ILP (insn level parallelism)
- Two approaches
 - Static scheduling by the compiler
 - Dynamic scheduling by the hardware
- Up next: multicore

CIS 501 (Martin): Scheduling

166


LOAD/STORE QUEUE EXAMPLES

CIS 501 (Martin): Scheduling

167

Initial State (All same address)

1. St p1 -> [p2]
2. St p3 -> [p4]
3. Ld [p5] -> p6



Good Interleaving

(Shows importance of address check)

1. St p1 -> [p2]

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	200	
p5	100	
p6	---	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	---	
p4	---	
p5	---	
p6	---	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

CIS 501 (Martin): Scheduling

2. St p3 -> [p4]

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	---	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	100	
p3	9	
p4	100	
p5	100	
p6	---	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

1. St p1 -> [p2]
2. St p3 -> [p4]
3. Ld [p5] -> p6

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

Different Initial State

(Different addresses)

1. St p1 -> [p2]
2. St p3 -> [p4]
3. Ld [p5] -> p6

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	---	
p4	---	
p5	---	
p6	5	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	---	
p4	---	
p5	---	
p6	5	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	---	
p4	---	
p5	---	
p6	5	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

Good Interleaving

(Program Order)

1. St p1 -> [p2]

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	200	
p5	100	
p6	---	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	---	
p4	---	
p5	---	
p6	---	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

2. St p3 -> [p4]

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	---	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	9	
p4	100	
p5	100	
p6	---	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

3. Ld [p5] -> p6

	RegFile	Load Queue
p1	5	Age Addr
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Store Queue	Age Addr Val
p1	100	1 100 5
p2	---	
p3	---	
p4	---	
p5	---	
p6	5	
p7	---	
p8	---	

	Cache	Addr Val
p1	100 13	
p2	200 17	

Bad Interleaving #2

(Load gets value from wrong store)

1. St p1 -> [p2]

	RegFile	Load Queue
	Age	Addr
p1	5	
p2	100	
p3	9	
p4	100	
p5	100	
p6	---	
p7	---	
p8	---	

Store Queue

	Age	Addr	Val
1	100	5	
2			
3			
4			
5			
6			
7			
8			

	Cache	Addr	Val
1		100	13
2		200	17

CIS 501 (Martin): Scheduling

3. Ld [p5] -> p6

	RegFile	Load Queue
	Age	Addr
p1	5	
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Cache	Addr	Val
1		100	13
2		200	17

1. St p1 -> [p2]
2. St p3 -> [p4]
3. Ld [p5] -> p6

2. St p3 -> [p4]

	RegFile	Load Queue
	Age	Addr
p1	5	
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Cache	Addr	Val
1		100	13
2		200	17

Bad/Good Interleaving

(Load gets value from correct store, but does it work?)

2. St p3 -> [p4]

	RegFile	Load Queue
	Age	Addr
p1	5	
p2	100	
p3	9	
p4	100	
p5	100	
p6	5	
p7	---	
p8	---	

	Cache	Addr	Val
1		100	13
2		200	17

CIS 501 (Martin): Scheduling

3. Ld [p5] -> p6

	RegFile	Load Queue
	Age	Addr
p1	5	
p2	100	
p3	9	
p4	100	
p5	100	
p6	9	
p7	---	
p8	---	

	Cache	Addr	Val
1		100	13
2		200	17

1. St p1 -> [p2]
2. St p3 -> [p4]
3. Ld [p5] -> p6

1. St p1 -> [p2]

	RegFile	Load Queue
	Age	Addr
p1	5	
p2	100	
p3	9	
p4	100	
p5	100	
p6	9	
p7	---	
p8	---	

	Cache	Addr	Val
1		100	13
2		200	17