## Chapter 5 <br> The LC-3

 Based on sildes © $@$ McGraw-HillAdditional material $\odot 2004 / 2005$ Lewis $/$ Martin

## Instruction Set Architecture

ISA = Programmer-visible components \& operations

- Memory organization
> Address space -- how may locations can be addressed?
> Addressibility -- how many bits per location?
- Register set
> How many? What size? How are they used?
- Instruction set
> Opcodes
> Data types
> Addressing modes
All information needed to write/gen machine language program


## LC-3 Overview: Memory and Registers

## Memory

- Address space: $2^{16}$ locations (16-bit addresses)
- Addressibility: 16 bits

Registers

- Temporary storage, accessed in a single machine cycle $>$ Memory access generally takes longer
- Eight general-purpose registers: R0-R7
> Each 16 bits wide
$>$ How many bits to uniquely identify a register?
- Other registers
$>$ Not directly addressable, but used by (and affected by) instructions
$>P C$ (program counter), condition codes, MAR, MDR, etc.


## LC-3 Overview: Instruction Set

## Opcodes

- 16 opcodes
- Operate instructions: ADD, AND, NOT, (MUL)
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR, JSRR, RET, RTI, TRAP
- Some opcodes set/clear condition codes, based on result $>N=$ negative $(<0), Z=$ zero $(=0), P=$ positive $(>0)$
Data Types
- 16-bit 2's complement integer

Addressing Modes

- How is the location of an operand specified?
- Non-memory addresses: register, immediate (literal)
- Memory addresses: base+offset, PC-relative, indirect

CSE 240


## Operate Instructions

## Only three operations

- ADD, AND, NOT


## Source and destination operands are registers

- Do not reference memory
- ADD and AND can use "immediate" mode,
(i.e., one operand is hard-wired into instruction)


## Will show abstracted datapath with each instruction

- Illustrate when and where data moves to accomplish desired op.

CSE 240


```
ADD (Immediate) \}\mathrm{ this one means "immediate mode"
ADD
    lllll
```



CSE 240

Using Operate Instructions: Subtraction
How do we subtract two numbers?
Goal

- R1 <- R2-R3 (no such instruction!)

Idea (Use 2's complement)

1. R1 <- NOT R3
2. $\mathrm{R} 1<-\mathrm{R} 1+1$
3. $\mathrm{R} 1<-\mathrm{R} 2+\mathrm{R} 1$

## If 2nd operand is known and small, easy

- R1 <- R2 + -3

CSE 240

## Using Operate Instructions: Copying

How do we copy a number from register to register?

Goal

- R1 <- R2 (no such instruction!)

Idea (Use immediate)

- R1 <- R2 + 0

Could we use AND?

## Using Operate Instructions: Clearing

How do we set a register to 0 ?

## Goal

- R1<-0 (no such instruction!)


## Idea

- R1 <-R1 AND 0


## Could we use ADD?

CSE 240

## Data Movement Instructions

Load: read data from memory to register

- LD: PC-relative mode
- LDR: base+offset mode
- LDI: indirect mode

Store: write data from register to memory

- ST: PC-relative mode
- STR: base+offset mode
- STI: indirect mode


## Load effective address

- Compute address, save in register, do not access memory
- LEA: immediate mode


## PC-Relative Addressing Mode

## Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address


## Observation

- Needed data often near currently executing instruction


## Solution

- Add 9 bits in instruction (sign extended) to PC (of next instruction) to form address


## Example: LD: $\quad$ R1 <- M[PC+SEXT(IR[8:0])]

LD (PC-Relative)
$\begin{array}{lllllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
LD 0001100 DR PCoffset9



CSE 240

## Base + Offset Addressing Mode

## Problem

- With PC-relative mode, can only address words "near" the instruction
- What about the rest of memory?


## Solution

- Use a register to generate a full 16-bit address

Idea

- 4 bits for opcode, 3 for src/dest register, 3 bits for base register
- Remaining 6 bits are used as a signed offset
- Offset is sign-extended before adding to base register
- I.e., Instead of adding offset to PC, add it to base register


## Example: LDR: R1 <- M[R2+SEXT(IR[5:0])]

CSE 240

## STR (Base+Offset)

-7-54-3 2
STR 0111110 SR BaseR offset6


CSE 240

## Indirect Addressing Mode

## Another way to produce full 16-bit address

- Read address from memory location, then load/store to that address


## Steps

Address is generated from PC and PCoffset (just like PC-relative addressing)

- Then content of that address is used as address for load/store


## Example: LDI: R1 <- M[M[PC+SEXT(IR([8:0])]

## Advantage

- Doesn't consume a register for base address
- Addresses are often stored in memory (i.e., useful)


## Disadvantage

Extra memory operation (and no offset)

CSE 240

STI (Indirect)
$\begin{array}{llllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
STI $10011 \mid \quad$ SR $\quad$ PCoffset9


CSE 240


CSE 240

## Load Effective Address

## Problem

- How can we compute address without also LD/ST-ing to it?


## Solution

- Load Effective Address (LEA) instruction

Idea

- LEA computes address just like PC-relative LD/ST
- Store address in destination register (not data at that address)
- Does not access memory
- Example: LEA: R1 <- PC + SEXT(IR[8:0])]



Aside: Machine Language Programming Is Hard!

(Altair 8800, 1975)

## Control Instructions

Alter the sequence of instructions

- Changing the Program Counter (PC)


## Conditional Branch

- Branch taken if a specified condition is true
$>$ New PC computed relative to current PC
- Otherwise, branch not taken
$>P C$ is unchanged (I.e., points to next sequential instruction)
Unconditional Branch (or Jump)
- Always changes the PC
- Target address computed PC-relative or Base+Offset TRAP
- Changes PC to start of OS "service routine"
- When routine is done, execution resumes after TRAP

CSE 240

## Condition Codes

LC-3 has three 1-bit condition code registers

$$
\begin{aligned}
& \text { N -- negative } \\
& \text { Z -- zero } \\
& \text { P -- positive (greater than zero) }
\end{aligned}
$$

Set/cleared by instructions that store value to register

- e.g., ADD, AND, NOT, LD, LDR, LDI, LEA, not ST


## Exactly one will be set at all times

- Based on the last instruction that altered a register

CSE 240

## Branch Instruction

## Branch specifies one or more condition codes

If the specified condition code set, the branch is taken

- PC is set to the address specified in the instruction
- Like PC-relative mode addressing, target address is specified as offset from current PC (PC + SEXT(IR[8:0]))
- Note: Target must be "near" branch instruction

If branch not taken, next instruction (PC+1) is executed.

BR
$\begin{array}{llllllllllllllll}15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$
$0000 \mathrm{~N} \mathbf{Z} \quad$ PCoffset9

Questions

- Problems w/ this example?

What if NZP all 0?
What if NZP all 1 ?


Example: Using Branch Instructions
Goal
Compute sum of 12 integers

## nput

- Numbers start at x3100


## Output

- Register R3


## Program

- Starts at x3000

CSE 240


Jump Instructions
Jump is an unconditional branch (i.e., always taken)

## Destination

- PC set to value of base register encoded in instruction
- Allows any branch target to be specified
- Pros/Cons versus BR?

CSE 240


## TRAP

TRAP 1

## Calls operating system "service routine"

- Identified by 8-bit trap vector
- Execution resumes after OS code executes (more later)

| vector | routine |
| :---: | :--- |
| $\times 23$ | input a character from the keyboard |
| $\times 21$ | output a character to the monitor |
| $\times 25$ | halt the program (HALT) |

CSE 240

## Addressing Mode Summary

## Register

- R1 <- R1 + R2
- R1 <- NOT R2


## mmediate

- R1 <- R1 + - 2


## Base+Offset

- R1 <- M[R2+4]
- $M[R 2+4]<-R$


## P-Relative

R1 <- M[PC+6]

- M[PC+6] <- R1
ndirect
R1 <- M[M[R2+4]]
- $M[M[R 2+4]]<-R 1$

CSE 240

## Flow Chart

Input: M[x3012] (address of "file")
Output: Print count to display


## Another Example

Count the occurrences of a character in a file

- Program begins at location $\times 3000$
- Read character from keyboard
- Load each character from a "file"
$>$ File is a sequence of memory locations
- Starting address of file is stored in the memory location immediately after the program
- If file character equals input character, increment counter
- End of file is indicated by a special ASCII value: EOT (x04)
- At the end, print the number of characters and halt (assume there will be fewer than 10 occurrences of the character)

A special character used to indicate the end of a sequence s often called a sentine

- Useful when you don't know ahead of time how many times to execute a loop
CSE 240
$R 2 \leftarrow 0$ (Count) $R 3 \leftarrow M[\times 3012]$ (Ptr) Input to RO (TRAP $\times 23$ ) $R 1 \leftarrow M[R 3]$ $R 4 \leftarrow R 1-4(E O T) \longleftarrow$ - BRz x???? $R 1 \leftarrow$ NOTR1 $R 1 \leftarrow R 1+1$ $R 1 \leftarrow R 1+R 0$ - BRnp x???? BRnp x????
$R 2 \leftarrow R 2+1$ $R 2 \leftarrow R 2+1$
$R 3 \leftarrow R 3+1$ $R 1 \leftarrow M[R 3]$ BRnzp x???? $R 0 \leftarrow M[x 3013]$ $R 0 \leftarrow R 0+R 2$ Print R0 (TRAP x21) HALT (TRAP x25)


| Program (2 of 2) |  |  |  |  |  | Instruction |  |  |  |  |  |  |  |  | BR | Comments |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 00 | ADD |  |  |
|  |  |  |  |  |  |  |  | 00 | LD |  |  |
| Address |  |  |  |  |  |  |  |  |  |  |  |  |  |  | N |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  | 11 | TRAP |  |  |
| x300A |  | 0 | 01 | 0 | 1 |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 01 | $R 2 \leftarrow R 2+1$ |  |  |
| x300B |  | 0 | 01 | 0 | 1 |  |  |  |  |  |  | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | $R 3 \leftarrow R 3+1$ |  |
| x300C | 0 | 1 | 10 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $R 1 \leftarrow M[R 3]$ |  |  |
| x300D |  | 0 | 00 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | BRnzp x 3004 |  |  |
| x300E |  | 0 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $R 0 \leftarrow M[\times 3013]$ |  |  |
| x300F |  | 0 | 01 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $R 0 \leftarrow R 0+R 2$ |  |  |
| x3010 |  | 1 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Print R0 (TRAP $\times 21$ ) |  |  |
| x3011 |  | 1 | 11 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | HALT (TRAP $\times 25$ ) |  |  |
| X3012 | Starting Address of File |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| x3013 | 0 | 0 | 00 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | ASCII $\times 30$ ('0') |  |  |
| CSE 240 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 5-42 |  |



## Data Path Components

## Global bus

- Set of wires that carry 16 -bit signals to many components
- Inputs to bus are "tri-state devices"
$>$ Place signal on bus when enabled
$>$ Only one (16-bit) signal should be enabled at a time
$>$ Control unit decides which signal "drives" the bus
- Any number of components can read bus
$>$ Register only captures bus data if write-enabled by the control unit


## Memory and I/O

- Control and data registers for memory and I/O devices
- Memory: MAR, MDR (also control signal for read/write)
- Input (keyboard): KBSR, KBDR
- Output (text display): DSR, DDR

CSE 240

```
Data Path Components (cont.)
ALU
    - Input: register file or sign-extended bits from IR (immediate field)
    - Output: bus; used by...
        Condition code logic
        < Register file
        > Memory and I/O registers
Register File
    - Two read addresses, one write address (3 bits each)
    - Input: }16\mathrm{ bits from bus
        Result of ALU operation or memory (or I/O) read
    - Outputs: two 16-bit
        > Used by ALU, PC, memory address
        > Data for store instructions passes through ALU
CSE 240

\section*{Data Path Components (cont.)}

\section*{PC and PCMUX}
- Three inputs to PC, controlled by PCMUX
1. Current PC plus 1 (normal operation)
2. Adder output (BR, JMP, ...)
3. Bus (TRAP)

\section*{MAR and MARMUX}
- Some inputs to MAR, controlled by MARMUX
1. Zero-extended IR[7:0] (used for TRAP; more later)
2. Adder output (LD, ST, ...)

CSE 240

\section*{Data Path Components (cont.)}

Condition Code Logic
- Looks at value on bus and generates \(N, Z, P\) signals
- Registers set only when control unit enables them
- Only certain instructions set the codes
(anything that places a value into a register:
ADD, AND, NOT, LD, LDI, LDR, LEA, not ST)

\section*{Control Unit}
- Decodes instruction (in IR)
- On each machine cycle, changes control signals for next phase of instruction processing
- Who drives the bus?
\(>\) Which registers are write enabled?
\(>\) Which operation should ALU perform?
>...

\section*{Summary}

\section*{Many instructions}
- ISA: Programming-visible components and operations
- Behavior determined by opcodes and operands
> Operate, Data, Control
- Control unit "tells" rest of system what to do (based on opcode)
- Some operations must be synthesized from given operations (e.g., subtraction, logical or, etc.)

\section*{Concepts}
- Addressing modes
- Condition codes and branching/jumping

\section*{Bit-level programming bites!}
```

Next Time
Lecture
- Programming as problem solving

```

\section*{Reading}
```

- Chapter 6
Quiz
- Online!

```

\section*{Upcoming}
```

- Homework due Monday 10 October
CSE 240

