



LC-3 Overview: Memory and Registers

Memory

- Address space: 2¹⁶ locations (16-bit addresses)
- Addressibility: 16 bits

Registers

- Temporary storage, accessed in a single machine cycle
 > Memory access generally takes longer
- Eight general-purpose registers: R0 R7

Each 16 bits wide

- How many bits to uniquely identify a register?
- Other registers
 - Not directly addressable, but used by (and affected by) instructions
 - > PC (program counter), condition codes, MAR, MDR, etc.

CSE 240

LC-3 Overview: Instruction Set

Opcodes

- 16 opcodes
- Operate instructions: ADD, AND, NOT, (MUL)
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- · Control instructions: BR, JSR, JSRR, RET, RTI, TRAP
- Some opcodes set/clear condition codes, based on result
 > N = negative (<0), Z = zero (=0), P = positive (> 0)

Data Types

• 16-bit 2's complement integer

Addressing Modes

- · How is the location of an operand specified?
- Non-memory addresses: register, immediate (literal)
- Memory addresses: base+offset, PC-relative, indirect

CSE 240

5-3

























Base + Offset Addressing Mode

Problem

- · With PC-relative mode, can only address words "near" the instruction
- · What about the rest of memory?

Solution

Use a register to generate a full 16-bit address

Idea

- 4 bits for opcode, 3 for src/dest register, 3 bits for base register
- Remaining 6 bits are used as a signed offset
- · Offset is sign-extended before adding to base register
- · I.e., Instead of adding offset to PC, add it to base register

Example: LDR: R1 <- M[R2+SEXT(IR[5:0])]











Load Effective Address

Problem

· How can we compute address without also LD/ST-ing to it?

Solution

· Load Effective Address (LEA) instruction

ldea

- · LEA computes address just like PC-relative LD/ST
- Store address in destination register (not data at that address)
- Does not access memory
- Example: LEA: R1 <- PC + SEXT(IR[8:0])]

CSE 240



Examp	P Machine Language	
Address	Instruction	Comments
x30F6	1 1 1 0 0 0 1 1 1 1 1 1 1 0 1	R1 ← PC-3 (x30F4)
x30F7	0 0 0 1 0 1 0 0 1 1 0 1 1 0	$R2 \leftarrow R1 + 14 = x3102$
x30F8	0 0 1 1 0 1 0 1 1 1 1 1 1 0 1 1	<i>M</i> [<i>PC-5</i> (x30 <i>F</i> 4)] ← <i>R</i> 2
x30F9	0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0	R2 ← 0
x30FA	0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	R2 ← R2 + 5 = 5
x30FB	0 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0	M[R1+14] ← R2 (M[x3102] ← 5)
x30FC	1 0 1 0 0 1 1 1 1 1 1 1 0 1 1 1	$\begin{array}{l} R3 \leftarrow M[M[x30F4]] \\ (R3 \leftarrow M[x3102]) \\ (R3 \leftarrow 5) \end{array}$
CSE 240	opcode	5-26











Examp Address	Instruction
x3000	1 1 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1 <i>R</i> 1 \leftarrow x3001+xFF (x3100)
x3001	$0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1$
x3002	$0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 0$
x3003	$0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1$
x3004	0 0 0 <u>0 1 0 0 0 0 0 1 0 1</u> BRz x300A
x3005	$0 \ 1 \ 1 \ 0 \ \underline{1} \ 0 \ 0 \ 0 \ 1 \ \underline{1} \ 0 \ 0 \ 0 \ 1 \ \underline{0} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$
x3006	$0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ $
x3007	$0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$
X3008	$0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1$
x3009	0 0 1 1 1 1 1 1 0 1 0 BRnzp x3004
CSE 240	5-33

Jump Instructions

Jump is an unconditional branch (i.e., always taken)

Destination

- · PC set to value of base register encoded in instruction
- · Allows any branch target to be specified
- Pros/Cons versus BR?

CSE 240













Progra	m	ı (1	of	2))									00 00 01	000 001 010 101	BR ADD LD AND	
Address							Ins	stru	ict	ion					<u> </u>			Comments
x3000	0	1	0	1	0	1	0	0	1	0	1	0	0	0	0	0	I	R2 ← 0 (counter)
x3001	0	0	1	0	0	1	1	0	0	0	0	1	0	0	0	0	R	3 ← M[x3012] (ptr)
x3002	1	1	1	1	0	0	0	0	0	0	1	0	0	0	1	1	Inpl	ut to R0 (TRAP x23)
x3003	0	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0		R1 ← M[R3]
x3004	0	0	0	1	1	0	0	0	0	1	1	1	1	1	0	0	R	4 ← R1 – 4 (EOT)
x3005	0	0	0	0	<u>0</u>	1	0	0	0	0	0	0	1	0	0	0		BRz x300E
x3006	1	0	0	1	0	0	1	0	0	1	1	1	1	1	1	1		R1 ← NOT R1
x3007	0	0	0	1	0	0	1	0	0	1	1	0	0	0	0	1		R1 ← R1 + 1
X3008	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0		R1 ← R1 + R0
x3009	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1		BRnp x300B
CSE 240																		5-41

Program (2 of 2)												0	000 001 010 101	BR ADD LD AND			
Address	_						Ins	stru	ıct	ion					1	111	TRAP Comments
x300A	0	0	0	1	0	1	0	0	1	0	1	0	0	0	0	1	R2 ← R2 + 1
x300B	0	0	0	1	0	1	1	0	1	1	1	0	0	0	0	1	R3 ← R3 + 1
x300C	0	1	1	0	0	0	1	0	1	1	0	0	0	0	0	0	R1 ← M[R3]
x300D	0	0	0	0	1	1	1	1	1	1	1	1	0	1	1	0	BRnzp x3004
x300E	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	R0 ← M[x3013]
x300F	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	$R0 \leftarrow R0 + R2$
x3010	1	1	1	1	0	0	0	0	0	0	1	0	0	0	0	1	Print R0 (TRAP x21)
x3011	1	1	1	1	0	0	0	0	0	0	1	0	0	1	0	1	HALT (TRAP x25)
X3012				S	tar	tin	g /	٩d	dre	ss	o	Fi	le	-	-	-	
x3013	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	ASCII x30 ('0')
CSE 240																	5-42



Data Path Components

Global bus

- Set of wires that carry 16-bit signals to many components
- · Inputs to bus are "tri-state devices"
 - Place signal on bus when enabled
 - > Only one (16-bit) signal should be enabled at a time
 - > Control unit decides which signal "drives" the bus
- Any number of components can read bus
 - Register only captures bus data if write-enabled by the control unit

Memory and I/O

- Control and data registers for memory and I/O devices
- Memory: MAR, MDR (also control signal for read/write)
- Input (keyboard): KBSR, KBDR
- Output (text display): DSR, DDR

CSE 240

Data Path Components (cont.)

ALU

- · Input: register file or sign-extended bits from IR (immediate field)
- Output: bus; used by...
 - Condition code logic
 - ≻Register file
 - Memory and I/O registers

Register File

- Two read addresses, one write address (3 bits each)
- Input: 16 bits from bus
 Result of ALU operation or memory (or I/O) read
- Outputs: two 16-bit
 > Used by ALU, PC, memory address
 - Data for store instructions passes through ALU

CSE 240

5-45

Data Path Components (cont.)

PC and PCMUX

- Three inputs to PC, controlled by PCMUX
 - 1. Current PC plus 1 (normal operation)
 - 2. Adder output (BR, JMP, ...)
 - 3. Bus (TRAP)

MAR and MARMUX

- Some inputs to MAR, controlled by MARMUX
 - 1. Zero-extended IR[7:0] (used for TRAP; more later)
 - 2. Adder output (LD, ST, ...)

CSE 240

5-46

Data Path Components (cont.)

Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them
 - Only certain instructions set the codes (anything that places a value into a register: ADD, AND, NOT, LD, LDI, LDR, LEA, not ST)

Control Unit

- · Decodes instruction (in IR)
- On each machine cycle, changes control signals for next phase of instruction processing
 - ➤Who drives the bus?
 - > Which registers are write enabled?
 - > Which operation should ALU perform?
- ≻...

CSE 240

5-47

Summary

Many instructions

- · ISA: Programming-visible components and operations
- Behavior determined by opcodes and operands ≻ Operate, Data, Control
- Control unit "tells" rest of system what to do (based on opcode)
- Some operations must be synthesized from given operations (e.g., subtraction, logical or, etc.)

Concepts

- Addressing modes
- Condition codes and branching/jumping

Bit-level programming bites!

CSE 240

Next Time

Lecture

Programming as problem solving

Reading

Chapter 6

Quiz

Online!

Upcoming

Homework due Monday 10 October

CSE 240