# Chapter 8 Input/Output

Based on slides © McGraw-Hill Additional material © 2004/2005 Lewis/Martin

# **Examples of Input/Output (I/O) Devices**

#### **User output**

· Display, printer, speakers

#### User input

 Keyboard, mouse, trackball, game controller, scanner, microphone, touch screens, camera (still and video)

#### Storage

· Disk drives, CD & DVD drives, flash-based storage, tape drive

#### Communication

· Network (wired, wireless, optical, infrared), modem

#### Sensor inputs

- · Temperature, vibration, motion, acceleration, GPS
- · Barcode scanner, magnetic strip reader, RFID reader

#### **Control outputs**

· Motors, actuators

CSE 240 8-3

# Input/Output: Connecting to the Outside World

#### So far, we've learned how to...

- · Compute with values in registers
- · Move data between memory and registers

#### But how do we interact with computers?

- · Game console (Playstation, Xbox)
- DVD player
- MP3 player (iPod)
- Cell phone
- Automated Teller Machine (ATM)
- · Car's airbag controller
- Web server

CSE 240 8-2


#### **I/O Controller**

#### **Control/Status Registers**

- · CPU tells device what to do -- write to control register
- · CPU checks whether task is done -- read status register

#### **Data Registers**

· CPU transfers data to/from device



#### **Device electronics**

- · Performs actual operation
  - ▶ Pixels to screen, bits to/from disk, characters from keyboard

# **Programming Interface**

#### How are device registers identified?

· Memory-mapped vs. special instructions

#### How is timing of transfer managed?

· Asynchronous vs. synchronous

#### Who controls transfer?

· CPU (polling) vs. device (interrupts)

CSE 240

8-5

8-7

# **Transfer Timing**

I/O devices are often much slower than the processor

#### **Synchronous**

- · Data supplied at a fixed, predictable rate
- · CPU reads/writes every X cycles
- · Infrequently used because of speed difference
  - > Again, I/O is much slower than the processor

#### **Asynchronous**

- · Data rate less predictable
- CPU must <u>synchronize</u> with device, so that it doesn't miss data or write too quickly
- · Handles the speed mismatch

CSE 240

# Memory-Mapped vs. I/O Instructions

#### Instructions

- · Designate opcode(s) for I/O
- · Register and operation encoded in instruction



#### **Memory-mapped**

- Assign a memory address to each device register
- Use data movement instructions (LD/ST) for control and data transfer
- Memory

  Keyboard Status Reg

  Address space mapped to 
  // O device registers
- Hardware intercepts these address
- No actual memory access performed

CSE 240

8-6

#### **Transfer Control**

Who determines when the next data transfer occurs?

#### **Polling**

- CPU keeps checking status register until <u>new data</u> arrives OR <u>device ready</u> for next data
- "Are we there yet? Are we there yet? Are we there yet?"

#### **Interrupts**

- Device sends a special signal to CPU when <u>new data</u> arrives OR <u>device ready</u> for next data
- · CPU can be performing other tasks instead of polling device
- · "Wake me when we get there."

### LC-3

#### Memory-mapped I/O (Table A.3)

Location	I/O Register	Function
xFE00	Keyboard Status Reg (KBSR)	Bit [15] is one when keyboard has received a new character.
xFE02	Keyboard Data Reg (KBDR)	Bits [7:0] contain the last character typed on keyboard.
xFE04	Display Status Register (DSR)	Bit [15] is one when device ready to display another char on screen.
xFE06	Display Data Register (DDR)	Character written to bits [7:0] will be displayed on screen.
xFE08	Timer Status Register (TSR)	Nonzero when timer goes off; cleared when read.
xFE0A	Timer Interval Register (TIR)	Timer interval in msecs.

#### **Asynchronous devices**

· Synchronized through status registers

#### **Polling and Interrupts**

We'll talk first about polling, a bit on interrupts later

CSE 240

# Input from Keyboard

# When a character is typed:

- Its ASCII code is placed in bits [7:0] of KBDR (bits [15:8] are always zero)
- · The "ready bit" (KBSR[15]) is set to one
- · Keyboard is disabled -- any typed characters will be ignored

keyboard data KBDR KBSR

#### When KBDR is read:

ready bit-

8-9

- · KBSR[15] is set to zero
- Keyboard is enabled


CSE 240 8-10

# **Basic Input Routine** POLL LDI RO, KBSRPtr BRzp POLL new R0, KBDRPtr NO char? **Polling** YES KBSRPtr .FILL xFE00 read KBDRPtr .FILL xFE02 character CSE 240 8-11

# **Output to Monitor**


#### When Monitor is ready to display another character:


· The "ready bit" (DSR[15]) is set to one



# When data is written to Display Data Register:

- · DSR[15] is set to zero
- · Character in DDR[7:0] is displayed
- Any other character data written to DDR is ignored (while DSR[15] is zero)





#### **Keyboard Echo Routine** Usually, input character is also printed to screen · User gets feedback on character typed and knows its ok to type the next character POLL1 LDI RO, KBSRPtr char? BRzp POLL1 LDI RO, KBDRPtr YES POLL2 R1, DSRPtr read BRzp POLL2 character STI RO, DDRPtr screer ready? KBSRPtr .FILL xFE00 YES KBDRPtr .FILL xFE02 DSRPtr .FILL xFE04


character

#### **Timer Device**

CSE 240

#### A periodic timer "tick"

- · Allows a program to detect when a interval of time has passed
- Our implementation (for the LC-3) uses a simple fix-interval timer



#### **Using TSR (Timer Status Register):**

DDRPtr .FILL xFE06

- "Tick" bit is set every n milliseconds
- Read the value of the bit from memory location (xFE08)
- · Bit reset to zero after every read
- · Change interval via Timer Interval Register (TIR, xFE0A)

Why did we add the display and timer? For Breakout

#### **Internal Hard Drives**

#### A large magnetic disk

- · Spinning at 10,000 RPM
- · A magnetic head reads from the surface of the disk

#### Larger capacity than memory

- · Contain 10s to 100s of gigabytes of data
- In contrast: main memory is commonly around 1 gigabyte

#### Interface is block-level

- · Request a particular "block" to read from the disk
- · All of that block is written into memory
- · Or read from memory, writen to disk

CSE 240 8-17

#### **Disk Interface**

#### Write operation:

- · Wait for disk to be "ready"
- Set BlockRegister (destination), MemoryRegister (source)
- · Set Control to "Write" the doorbell
- Wait for disk to finish write (check status bit)

#### **Direct Memory Access (DMA)**

- · This type of "device writes to or reads from memory" interface
- Allows large amounts of data to move without intervention from the processor (for example, an entire disk block)
- · Status register changes upon completion
- · Network interfaces also use DMA
- · Used by all high-speed, high-performance devices

CSE 240 8-19

#### **Disk Interface**

The LC-3 simulator doesn't support disks, but if it did...

- · Read or write "block" of 256 16-bit words (512 bytes)
- Access any of 2<sup>16</sup> = 65536 blocks
- · Resulting maximum disk size: 32 megabytes (32 million bytes)

#### Interface

- · DiskStatusRegister: ready bit (just like keyboard and display)
- · DiskControlRegister: tell disk what to do
- · DiskBlockRegister: number of disk block to read or write
- · DiskMemoryRegister: address of starting memory location

#### Read operation:

- · Wait for disk to be "ready"
- · Set BlockRegister (source), MemoryRegister (destination)
- · Set Control to "Read" the doorbell
- · Wait for disk to finish read (check status bit)

CSE 240 8-18

# Interrupt-Driven I/O

External device can. . .

- (1) Force currently executing program to stop
- (2) Have the processor satisfy the device's needs
- (3) Resume the stopped program as if nothing happened

#### Why?

- Polling consumes a lot of cycles, especially for rare events these cycles can be used for more computation
- · Again, I/O devices are slow
- Example: Process previous input while collecting current input (See Example 8.1 in text)


## Interrupt-Driven I/O

To implement an interrupt mechanism, we need

- · Way for I/O device to signal CPU that event has occurred
- Way for CPU to test whether interrupt signal is set and whether its priority is higher than the current program

#### **Generating Signal**

- · Software sets "interrupt enable" bit in device register
- · When ready bit is set and IE bit is set, interrupt is signaled



# **Role of the Operating System**

In real systems, only the operating system (OS) does I/O

· "Normal" programs ask the OS to perform I/O on its behalf

Hardware prevents non-operating system code from

- · Accessing I/O registers
- · Operating system code and data
- · Accessing the code and data of other programs

#### Why?

- Protect programs from themselves
- · Protect programs from each other
- · Multi-user environments

CSE 240 8-23

# **Testing for Interrupt Signal**

#### CPU looks at interrupt signal

- If not set, continues with next instruction (PC = PC + 1)
- If set, "jumps" to interrupt service routine (PC = Mem[x0100+i])

#### Interrupt service routine

- Operating system code at a well-know location
- Uses regular I/O register to interact with devices
- Interrupt simply tells the software when to query

More information in Chapter 10

CSE 240

8-21

Transfer to
Service routine
Mem[x0100+i]

YES
interrupt
signal?
OP
EX
EX
S

8-22

# **Memory Protection**

#### The hardware has two modes

- · "Supervisor" or "privileged" mode
- · "User" or "unprivileged" mode

#### Code in privileged mode

- · Can do anything
- · Used exclusively by the operating system

#### Code in user mode

- · Can't access I/O parts of memory
- · Can only access some parts of memory

#### **Division of labor**

- · OS make policy choices
- Hardware enforce the OS's policy

CSE 240

8-24

# **OS and Hardware Cooperate for Protection**

#### Hardware support for protected memory

- For example, consider a 16-bit protection register (MPR) in the processor
  - ➤ MPR[0] corresponds to x0000 x0FFF
  - > MPR[1] corresponds to x1000 x1FFF
  - > MPR[2] corresponds to x2000 x2FFF, etc.

#### When a processor performs a load or store

- · Checks the corresponding bit in MPR
- If MPR bit is not set (and not in privileged mode)
  - ➤ Trigger illegal access

#### The OS must set these bits before running each program

- Example, If a program should access only x4000 x6FFF
  - >OS sets MPR[4, 5, 6] to 1 (clears rest)

CSE 240 8-25

#### **Discussion Questions**

What is the danger of not testing the DSR before writing data to the screen?

What is the danger of not testing the KBSR before reading data from the keyboard?

What if the display was a synchronous device, e.g., we know that it will be ready 1 microsecond after character is written?

- · Can we avoid polling? How?
- · What are advantages and disadvantages?

CSE 240 8-27

# **Invoking the Operating System**

#### How does non-privileged code perform I/O?

. Answer: it doesn't; it asks the OS to perform I/O on its behalf

#### How is this done?

· Making a system call into the operating system

#### In LC-3: The TRAP instruction

- · Calls into the operating system (sets privileged mode)
- · Different part of the OS called for each trap number
- OS performs the operations (in privileged mode)
- · OS leaves privileged mode
- OS returns control back to user program (jumps to the PC after the TRAP instruction)


#### Topic of next chapter...


CSE 240 8-26


#### **Discussion Questions**

Do you think polling is a good approach for other devices, such as a disk or a network interface?

What is the advantage of using LDI/STI for accessing device registers?







# Priority Every instruction executes at a stated level of urgency LC-3: 8 priority levels (PL0-PL7) • Example: • Payroll program runs at PL0 • Nuclear power correction program runs at PL6 • It's OK for PL6 device to interrupt PL0 program, but not the other way around Priority encoder selects highest-priority device, compares to current processor priority level, and generates interrupt signal if appropriate